DESIGN SYSTEMS TECHNOLOGY Nineplus Information Technology

Size: px
Start display at page:

Download "DESIGN SYSTEMS TECHNOLOGY Nineplus Information Technology"

Transcription

1 DESIGN SYSTEMS TECHNOLOGY Nineplus Information Technology

2 Allegro SI/PDN(Power Delivery Network) Analysis Allegro Package Designer(APD) / SiP 오늘날 PCB 설계는 점점 더 Highspeed design이 요구 되고 있으며, 이런 추세 때문에 PCB 설계가 이미 완성된 이후의 board의 critical signal의 해석은 그 해석 시점상 문제 가 되고 있다. 이런 문제를 해결 하고자, schematic을 작성하는 단계에서의 Pre-SI를 통한 회로의 동작 검증, 그리고 PCB 설계 단계에서의 PCB 기반의 Post-SI를 통한 신 호의 무결성을 확인하고, 아울러 board 전체의 안정성을 높이고자 하는 SI의 필요성이 점점 커져가고 있다. Allegro PCB SI은 schematic 기반의 회로의 전기적 특성을 시뮬 레이션 할 뿐만 아니라, PCB 기반의 다양한 parameter를 고려한 시뮬레이션을 하여 보 다 정확하고 신뢰도 높은 PCB 설계를 하기 위한 통합 디자인 환경을 제공한다. SI(Signal Integrity) SigXP/SigWave 회로도 작성을 위한 Design Entry HDL, PCB 설계를 위한 Allegro PCB Editor, 시뮬레이션 시 필요한 각 소자의 전기적 model을 Manager하는 Model Integrity, 회로 topology 추출 및 해석을 위한 SigXP, 시뮬레이션 결과를 파형으로 보여주는 Sigwave, 시뮬레이 션 결과를 board에 효율적으로 반영할 수 있게 해주는 Constraint Manager 등의 tool이 서로 interface 하여 데이터를 주고 받으면 신 뢰도 높은 시뮬레이션 결과를 제공 - SigXP는 시뮬레이션을 원하는 critical signal을 Xnet(Extended net) 기반으로 추출하며, Differential signal은 Differential signal 형 태로 추출 - 여러 형태의 시뮬레이션 결과를 확인할 수 있으며, 그 결과를 SigWave를 통하여 파형으로 확인 PDN Analysis Model Integrity 시뮬레이션에 각 소자들의 전기적 특성을 포함하고 있는 model들을 생성/편집/검증 할 수 있도록 도와주는 tool로 다양한 종류의 시뮬레 이션 model을 DML (cadence device model library) 형태로 변경 2 - PDN Analysis를 통해 Board Power 안정화를 위한 효과적인 Decoupling Capacitor의 선택 및 효율적인 배치 분석 - 공진 주파수, IR-Drop, Power Bounce 등의 결과에 따른 PreLayout Feedback - VRM 및 Noise Source - 3D Visualization

3 Wire-bonding Die pad와 Bond pad를 연결하기 위한 Wire-bonding 작업은 다양 한 들과 Wire의 pattern을 이용하여 쉽게 작업 Allegro Package Designer (APD) - Cadence에서는 Package를 설계할 수 있도록 Allegro 기반의 설 계 tool을 제공 - Allegro PCB Editor 환경에 익숙한 사용자들에게 Package 설계 에 쉽게 활용 Dynamic Timing Display Propagation Delay / Relative Propagation Delay Constraint를 갖고 있는 Net에 대해서 해당 Constraint에 맞게 설계가 될 수 있도록 배 선 시 Color로 확인 Below Minimum Above Maximum - Cadence 3D Viewer를 통해 Package Designer에게 설계 중인 package의 입체형태 Within Tolerance 관련 제품 OrCAD PCB SI Allegro PCB SI/PI Allegro Package Designer Allegro Package SI SiP Digital Layout SiP Digital SI - APD는 기존의 Allegro 사용자에게는 친숙한 형태의 UI를 제공 3

4 Sigrity Product PowerSI PowerDC PowerSI는 향상된 Signal & Power Integrity 및 design-stage EMI solution tool입니다. S-parameter model extraction 및 IC package와 PCB design 전반에서 강력한 frequency domain simulation 환경을 제공합니다. PowerDC는 IC package와 PCB design에서의 electrical/thermal co-simulation을 통해 정밀도를 최대화한 효율적인 DC sign-off solution입니다. IR drop이나 current hot-spot을 신속히 찾아낼 수 있으며 최적의 remote sense 위치를 자동적으로 찾아냅니다. 4

5 OptimizePI Speed2000 OptimizePI는 고도로 자동화된 board와 IC package의 AC frequency analysis solution입니다. layout 전/후 decap 연 구와 임피던스 이슈를 확인합니다. decap의 수행은 최적화된 performance와 cost를 충족시킬 수 있습니다. SPEED2000은 Signal & Power Integrity 및 design-stage EMI analysis를 위한 포괄적인 PCB/package layout 기반의 time domain EM 시뮬레이션 툴 입니다. Speed 2000은 design signoff와 debug를 해결하기 위한 Layout 검사를 지원합니다. 5

6 SystemSI PowerSI 3D-FEM SystemSI는 포괄적이고 자동화된 signal integrity 환경을 위해 고 속 chip-to-chip system design의 정밀한 평가를 수행하며, 강력 한 parallel bus 와 serial link 호환 환경을 제공합니다. PowerSI 3D FEM은 PowerSI에 내장된 full-wave solver로 복 잡한 3D 구조의 정밀한 분석이 가능합니다. PowerSI 3D FEM 은 IC package 와 PCB 구조 해석의 맞춤형 툴입니다. Adaptive meshing을 통해 정확하고 빠른 분석 능력을 보장합니다. 6

7 XtractIM XcitePI XtractIM은 IC Package RLC의 빠른 extraction과 평가 solution으 로 높은 정확도의 broadband model을 생성할 수 있는 옵션을 가 지고 있습니다. BGA, SiP 및 leadframe design을 포함한 광범위한 Package type을 지원합니다. XcitePI는 chip/system co-design application을 목적으로 하는 full-chip power integrity solution 입니다. XcitePI는 초기 chip power 플랜, IO 및 core model extraction 할 수 있으며 time / frequency domain 시뮬레이션을 수행합니다. 7

8 Broadband Spice Transistor-to-behavioral Model Conversion (T2B) Broadband spice는 S-parameter checking, tuning과 extraction 기능의 연합으로 N-port network parameter를 SPICE 호환 회로 로 바꿔주어 time domain Simulation에서 사용 할 수 있습니다. T2B는 transistor를 behavior model로 conversion 하는 것은 효율 적인 방법으로 SSO와 다른 simulation에 대해 정확한 model를 만 들어 줍니다. 이러한 model들은 original transistor model 보다 수 십 배 더 빠르게 수행합니다. 8

9 Parallel Computing 4-Pack Voltus Sigrity Parallel Computing 4-Pack은 디자이너가 4개의 다른 컴 퓨터에서 병렬 computing 작업을 실행할 수 있는 라이선스입니다. PCB의 Model을 추출하는데 3배의 스피드 향상을 기대할 수 있어 제품 제작 시간을 단축시킬 수 있습니다. 현재 PowerSI와 3D-EM 에서 사용 가능합니다 Voltus IC Power Integrity는 full chip, cell-level power signoff Tool 입니다. Voltus는 디자이너에게 debugging, IC chip 전력 소 모의 확인 및 수정, IR Drop, EM constraints 및 violations에 대해 정확하고 빠르고 대용량 분석 및 최적화 기술을 제공합니다. PowerSI and 3D-EM support accelerating analysis time through multiple licenses - Prior to Sigrity 2015, additional Licenses of PowerSI and 3DEM needed to be purchased With Sigrity 2015, we now have Sigrity parallel Computing 4-packs available as a licensing option - 4-packs can be used with any tool that supports parallel computing - Currently PowerSI and 3D-EM only Multi-Computer computation is supported for adaptive meshing and discrete frequency solution Performance improvement for adaptive meshing - Speedup with two computers is approximately 1.5X - Speedup with N computers is approximately 0.6N to 0.7N - Speedup with a 4-pack is typecally greater than 3X Power Integrity Chip centric analysis - Package-aware static rail analysis (Voltus + XtractIM) - Package-aware dynamic rail analysis (Voltus + XtractIM) - Die model validation (Voltus + XtractIM) - Thermal-aware power analysis (Voltus + PowerDC) Package centric analysis - DC (IR drop) analysis with die model (Voltus + PowerDC) - AC analysis (impedance) with die model (XcitePI + PowerSI) - Transient analysis with die model (Voltus + Speed2000) - Thermal analysis with die model (Voltus + PowerDC) 9

10 Allegro Design Authoring (Concept HDL) Base Plus s Features Feature Flat, Hierarchical Schematic Creation Page Navigation, Management, Hierarchy Viewer Variant Editor Project Manager Cross Referencer Archiver Design Differences Properties Worksheet, Differential Pair Worksheet Support for Net Classes User Customization Part Manager Bill-of-Materials Generator Physical Design Reuse, Hierarchical Block Reuse Import Blocks and Sheets Copy Projects or Copy/Paste Within and Between Designs Check Plus Rules Checker Verilog and VHDL Netlisting AMS Integration Build Physical Wizard for Xilinx, Actel, Altera Customizable Menus, Custom Commands Using SKILL Cross-Probing with PCB Editor Electrical Constraints Sets Physical, Spacing Constraints Same Net Spacing High-Speed Model Assignment SigXp Topology Editor Allegro Viewer Plus Component Revision Manager Manage Shared Area Assign, Notify Teams Dashboard View of Blocks in the Project Merge / Split Blocks Locking Out-of-Date Check Table / Spreadsheet-Based Design Creation Design Authoring Schematic Block Reuse Import Verilog Netlist from Existing Design Quick Connectivity Creation Functions Import Connectivity using Text Format Online Packaging Associated Components Schematic Generation for Multi-Style Designs Import Verilog Custom Reports TCL Support for Scripting and Extensions Allegro Design Authoring High-Speed High-Speed High-Speed High-Speed High-Speed High-Speed High-Speed Team Design Team Design Team Design Team Design Team Design Team Design Route-Aware Automatic FPGA Pin Assignment FPGA System Planner Automatic Symbol, Schematic Creation for FPGA Sub-System FPGA System Planner Custom-Board ASIC Prototyping with FPGAs FPGA ASIC Prototyping Create and Publish Intelligent PDFs Design Publisher 10

11 Allegro PCB Designer Base Plus s Features Feature Allegro Design Authoring Allegro Design Entry CIS Constraint-Manager: Physical, spacing and samenet rules Constraint Manager: Properties and DRCs Constraint Manager: Differential pair rules Constraint Manager: Region rules Floorplanning, placement, placement replication DFA, DFF, DFT Dynamic feedback on DFA compliance during placement IDF3.0, DXF in/out EDMD schema-based ECAD-MCAD co-design Native 3D viewer Hierarchical interconnect flow planning Length-based rules for high-speed signals Constraint-driven flow for length-based high-speed signals Match groups, layer sets, extended nets T-point rules (pin to T-point) 6-layer automatic shape-based autorouter High-speed rules-based autorouting Layer-specific rules-based autorouting Design planning - plan spatial feasibility analysis and feedback Design planning - generate topological plan Design planning - Convert Topological plan to traces (CLINES) Constraint Manager: Electrical rule set (relection, timing, crosstalk) Constraint-driven flow using electrical rules Electrical constraint rule set (ECSets) / topology apply Formula and relationship based (advanced) constraints Backdrilling Die2Die pin delay, dynamic phase control, Z-axis delay Return path management for critical signals Constraint Manager: HDI rule set Micro-via and associated spacing, stacking, and via-in-pad rules Constraint-driven HDI design flow Manufacturing rule support for embedding components Embedd components on inner layers HDI micro-via stack editing Dynamic shape-based filleting, line fattening, and trace filleting Hug contour routing (Flex) Support for cavities on inner layers Concurrent team design - layer by layer partitioning Concurrent team design - functional block partitioning Concurrent team design - team design dashboard Concurrent team design - soft nets Parameterized RF etch elements editing Asymmetrical clearances Bi-directional interface with Agilent ADS Import Agilent ADS schematics into DE-HDL Layout-driven RF design creation Flexible Shape Editor Allegro PCB Designer Design Planning Design Planning Design Planning PCB High-Speed PCB High-Speed PCB High-Speed PCB High-Speed PCB High-Speed PCB High-Speed PCB High-Speed PCB Team Design PCB Team Design PCB Team Design PCB Team Design PCB Analog / RF PCB Analog / RF PCB Analog / RF PCB Analog / RF PCB Analog / RF PCB Analog / RF 11

12 Feature 256-layer Autorouting DFM rules-based autorouting Automatic trace spreadiing ATP generation Layer-specific rules-based autorouting Allegro PCB Designer PCB Routing PCB Routing PCB Routing PCB Routing PCB Routing Cadence is transforming the global electronics industry through a vision called EDA360. With an application-driven approach to design, our software, hardware, IP, and services help customers realize silicon, SoCs, and complete systems efficiently and profitably Cadence Design Systems, Inc. All rights reserved. Cadence, the Cadence logo, and Allegro are registered trademarks of Cadence Design Systems, Inc., All rights reserved /11 MP/MV/DM/PDF 12

13 Allegro Sigrity SI Product Summary Sigrity products Allegro Sigrity SI Base Power-Aware SI System Serial Link Broadband SPICE Transistor to Behavioral Model Conversion Package Assessment/ Extraction CAD Design/Data Translators PowerDC PowerSI 3D EM Full-Wave Extraction PowerSI SPEED2000 SystemSI - Serial Link Analysis SystemSI - Parallel Bus Analysis XtractIM Note: An option license provides access to one product at a time Sigrity products Allegro Sigrity SI Base Power-Aware SI System Serial Link IBIS 5.1 support Package Assessment/ Extraction Graphical topology editor Bus-level topology editor Generate estimated crosstalk tables Detailed HTML simulation reports Differential pair extraction from Allegro Design canvas Differential pair extraction from Allegro Design Entry HDL Multi-terminal black boxes in topologies 13

14 Sigrity products Post-layout selection from Allegro PCB Editor Allegro Sigrity SI Base Power-Aware SI System Serial Link HSPICE interface Differential signal constraint capture Sweep simulations Constraint development and capture of topologies Constraint-driven floorplanning and placement Allegro Constraint Manager Color-coded real-time feedback on violations Spectre transistor-level model support Source-synchronous bus analysis SSN analysis Batch simulation Constraint-driven routing Allegro route by pick Thermally-aware static IR drop analysis Time domain simulation of S-parameters Coupled via model generator for pre-layout explorations High-capacity channel simulation Optimum pre-emphasis bit configurations ( tap settings ) BER prediction Bathtub curves Channel compliance statistical analysis 2D (static and full-wave) extraction Package Assessment/ Extraction Hybrid-solver (2D/3D) extraction 3D full-wave extraction Signal-quality screening of routed nets Impedance requirements calculator Frequency domain analysis Cadence Design Systems enables global electronic design innovation and plays an essential role in the creation of today s electronics. Customers use Cadence software, hardware, IP, and expertise to design and verify today s mobile, cloud and connectivity applications Cadence Design Systems, Inc. All rights reserved. Cadence, the Cadence logo, Allegro and Broadband SPICE are registered trademarks and Sigrity, PowerDC, PowerSI, SPEED2000, SystemSI, and XtractIM are trademarks of Cadence Design Systems, Inc. All others are properties of their respective holders /13 SA/DM/PDF 14

15 Allegro Sigrity SI Product Summary Sigrity products Allegro Sigrity PI Base Signoff and Optimization Package Assessment/ Extraction Note: An option license provides access to one product at a time CAD design/data translators PowerDC technology PowerSI technology PowerSI 3D EM Full-Wave Extraction OptimizePI technology XtractIM technology Allegro Sigrity SI Feature Summary Sigrity products Allegro Sigrity PI Base Signoff and Optimization Static DC IR drop analysis with DRC marker back-annotation Package Assessment/ Extraction IBIS 5.1 support Graphical topology editor Bus-level topology editor Detailed HTML simulation reports Post-layout selection from Allegro PCB Editor HSPICE interface Constraint-driven floorplanning and placement Allegro Constraint Manager Real-time feedback on decoupling capacitor placement violations Constraint-driven routing Allegro route by pick Thermally aware static IR drop analysis AC analysis of PCB and IC package PDNs Decoupling capacitor optimization of cost vs. performance Hybrid-solver (2D/3D) extraction 3D full-wave extraction Signal-quality screening of routed nets Frequency domain analysis Cadence Design Systems enables global electronic design innovation and plays an essential role in the creation of today s electronics. Customers use Cadence software, hardware, IP, and expertise to design and verify today s mobile, cloud and connectivity applications Cadence Design Systems, Inc. All rights reserved. Cadence, the Cadence logo, and Allegro are registered trademarks and Sigrity, PowerDC, PowerSI, OptimizePI, SystemSI, and XtractIM are trademarks of Cadence Design Systems, Inc. All others are properties of their respective holders /14 CY/DM/PDF 15

16 Nineplus Information Technology SEOUL Office : 서울특별시금천구가산디지털 1 로 호 ( 가산동, 에이스하이엔드타워 8 차 ) TEL FAX BUSAN Office : 부산광역시해운대구센텀중앙로 호 TEL FAX

Orcad Capture 9.x

Orcad Capture 9.x OrCAD Capture Workbook (Ver 10.xx) 0 Capture 1 2 3 Capture for window 4.opj ( OrCAD Project file) Design file Programe link file..dsn (OrCAD Design file) Design file..olb (OrCAD Library file) file..upd

More information

SW_faq2000번역.PDF

SW_faq2000번역.PDF FREUENTLY ASKED UESTIONS ON SPEED2000 Table of Contents EDA signal integrity tool (vias) (via) /, SI, / SPEED2000 SPEED2000 EDA signal integrity tool, ( (via),, / ), EDA, 1,, / 2 FEM, PEEC, MOM, FDTD EM

More information

MAX+plus II Getting Started - 무작정따라하기

MAX+plus II Getting Started - 무작정따라하기 무작정 따라하기 2001 10 4 / Version 20-2 0 MAX+plus II Digital, Schematic Capture MAX+plus II, IC, CPLD FPGA (Logic) ALTERA PLD FLEX10K Series EPF10K10QC208-4 MAX+plus II Project, Schematic, Design Compilation,

More information

4 CD Construct Special Model VI 2 nd Order Model VI 2 Note: Hands-on 1, 2 RC 1 RLC mass-spring-damper 2 2 ζ ω n (rad/sec) 2 ( ζ < 1), 1 (ζ = 1), ( ) 1

4 CD Construct Special Model VI 2 nd Order Model VI 2 Note: Hands-on 1, 2 RC 1 RLC mass-spring-damper 2 2 ζ ω n (rad/sec) 2 ( ζ < 1), 1 (ζ = 1), ( ) 1 : LabVIEW Control Design, Simulation, & System Identification LabVIEW Control Design Toolkit, Simulation Module, System Identification Toolkit 2 (RLC Spring-Mass-Damper) Control Design toolkit LabVIEW

More information

ApplicationKorean.PDF

ApplicationKorean.PDF Sigrity Application Notes Example 1 : Power and ground voltage fluctuation caused by current in a via passing through two metal planes Example 2 : Power/ground noise and coupling in an integrated-circuit

More information

1 Nov-03 CST MICROWAVE STUDIO Microstrip Parameter sweeping Tutorial Computer Simulation Technology

1   Nov-03 CST MICROWAVE STUDIO Microstrip Parameter sweeping Tutorial Computer Simulation Technology 1 CST MICROWAVE STUDIO Microstrip Parameter sweeping Tutorial Computer Simulation Technology wwwcstcom wwwcst-koreacokr 2 1 Create a new project 2 Model the structure 3 Define the Port 4 Define the Frequency

More information

Microsoft PowerPoint - ICCAD_Analog_lec01.ppt [호환 모드]

Microsoft PowerPoint - ICCAD_Analog_lec01.ppt [호환 모드] Chapter 1. Hspice IC CAD 실험 Analog part 1 Digital circuit design 2 Layout? MOSFET! Symbol Layout Physical structure 3 Digital circuit design Verilog 를이용한 coding 및 function 확인 Computer 가알아서해주는 gate level

More information

Mentor_PCB설계입문

Mentor_PCB설계입문 Mentor MCM, PCB 1999, 03, 13 (daedoo@eeinfokaistackr), (kkuumm00@orgionet) KAIST EE Terahertz Media & System Laboratory MCM, PCB (mentor) : da & Summary librarian jakup & package jakup & layout jakup &

More information

SchoolNet튜토리얼.PDF

SchoolNet튜토리얼.PDF Interoperability :,, Reusability: : Manageability : Accessibility :, LMS Durability : (Specifications), AICC (Aviation Industry CBT Committee) : 1988, /, LMS IMS : 1997EduCom NLII,,,,, ARIADNE (Alliance

More information

04-다시_고속철도61~80p

04-다시_고속철도61~80p Approach for Value Improvement to Increase High-speed Railway Speed An effective way to develop a highly competitive system is to create a new market place that can create new values. Creating tools and

More information

APOGEE Insight_KR_Base_3P11

APOGEE Insight_KR_Base_3P11 Technical Specification Sheet Document No. 149-332P25 September, 2010 Insight 3.11 Base Workstation 그림 1. Insight Base 메인메뉴 Insight Base Insight Insight Base, Insight Base Insight Base Insight Windows

More information

Slide 1

Slide 1 Clock Jitter Effect for Testing Data Converters Jin-Soo Ko Teradyne 2007. 6. 29. 1 Contents Noise Sources of Testing Converter Calculation of SNR with Clock Jitter Minimum Clock Jitter for Testing N bit

More information

SW¹é¼Ł-³¯°³Æ÷ÇÔÇ¥Áö2013

SW¹é¼Ł-³¯°³Æ÷ÇÔÇ¥Áö2013 SOFTWARE ENGINEERING WHITE BOOK : KOREA 2013 SOFTWARE ENGINEERING WHITE BOOK : KOREA 2013 SOFTWARE ENGINEERING WHITE BOOK : KOREA 2013 SOFTWARE ENGINEERING WHITE BOOK : KOREA 2013 SOFTWARE ENGINEERING

More information

example code are examined in this stage The low pressure pressurizer reactor trip module of the Plant Protection System was programmed as subject for

example code are examined in this stage The low pressure pressurizer reactor trip module of the Plant Protection System was programmed as subject for 2003 Development of the Software Generation Method using Model Driven Software Engineering Tool,,,,, Hoon-Seon Chang, Jae-Cheon Jung, Jae-Hack Kim Hee-Hwan Han, Do-Yeon Kim, Young-Woo Chang Wang Sik, Moon

More information

Intra_DW_Ch4.PDF

Intra_DW_Ch4.PDF The Intranet Data Warehouse Richard Tanler Ch4 : Online Analytic Processing: From Data To Information 2000. 4. 14 All rights reserved OLAP OLAP OLAP OLAP OLAP OLAP is a label, rather than a technology

More information

PowerChute Personal Edition v3.1.0 에이전트 사용 설명서

PowerChute Personal Edition v3.1.0 에이전트 사용 설명서 PowerChute Personal Edition v3.1.0 990-3772D-019 4/2019 Schneider Electric IT Corporation Schneider Electric IT Corporation.. Schneider Electric IT Corporation,,,.,. Schneider Electric IT Corporation..

More information

solution map_....

solution map_.... SOLUTION BROCHURE RELIABLE STORAGE SOLUTIONS ETERNUS FOR RELIABILITY AND AVAILABILITY PROTECT YOUR DATA AND SUPPORT BUSINESS FLEXIBILITY WITH FUJITSU STORAGE SOLUTIONS kr.fujitsu.com INDEX 1. Storage System

More information

AV PDA Broadcastin g Centers Audio /PC Personal Mobile Interactive (, PDA,, DMB ),, ( 150km/h ) (PPV,, ) Personal Mobile Interactive Multimedia Broadcasting Services 6 MHz TV Channel Block A Block

More information

歯AG-MX70P한글매뉴얼.PDF

歯AG-MX70P한글매뉴얼.PDF 120 V AC, 50/60 Hz : 52 W (with no optional accessories installed), indicates safety information. 70 W (with all optional accessories installed) : : (WxHxD) : : 41 F to 104 F (+ 5 C to + 40 C) Less than

More information

Vertical Probe Card Technology Pin Technology 1) Probe Pin Testable Pitch:03 (Matrix) Minimum Pin Length:2.67 High Speed Test Application:Test Socket

Vertical Probe Card Technology Pin Technology 1) Probe Pin Testable Pitch:03 (Matrix) Minimum Pin Length:2.67 High Speed Test Application:Test Socket Vertical Probe Card for Wafer Test Vertical Probe Card Technology Pin Technology 1) Probe Pin Testable Pitch:03 (Matrix) Minimum Pin Length:2.67 High Speed Test Application:Test Socket Life Time: 500000

More information

Microsoft PowerPoint - ch03ysk2012.ppt [호환 모드]

Microsoft PowerPoint - ch03ysk2012.ppt [호환 모드] 전자회로 Ch3 iode Models and Circuits 김영석 충북대학교전자정보대학 2012.3.1 Email: kimys@cbu.ac.kr k Ch3-1 Ch3 iode Models and Circuits 3.1 Ideal iode 3.2 PN Junction as a iode 3.4 Large Signal and Small-Signal Operation

More information

MCM, PCB (mentor) : da& librarian jakup & package jakup & layout jakup & fablink jakup & Summary 2 / 66

MCM, PCB (mentor) : da& librarian jakup & package jakup & layout jakup & fablink jakup & Summary 2 / 66 Mentor MCM, PCB 1999, 03, 13 KAIST EE Terahertz Media & System Laboratory MCM, PCB (mentor) : da& librarian jakup & package jakup & layout jakup & fablink jakup & Summary 2 / 66 1999 3 13 ~ 1999 3 14 :

More information

ecorp-프로젝트제안서작성실무(양식3)

ecorp-프로젝트제안서작성실무(양식3) (BSC: Balanced ScoreCard) ( ) (Value Chain) (Firm Infrastructure) (Support Activities) (Human Resource Management) (Technology Development) (Primary Activities) (Procurement) (Inbound (Outbound (Marketing

More information

Your title goes here

Your title goes here www.cd-adapco.com Surface Preparation and Meshing 2012 년 5 월 8 일 CD-adapco Korea Introduction Surface Preparation STAR-CCM+ 3D CAD Model Indirect Mapped Interface Surface Preparation Workflow Overview[STAR-CCM]

More information

15_3oracle

15_3oracle Principal Consultant Corporate Management Team ( Oracle HRMS ) Agenda 1. Oracle Overview 2. HR Transformation 3. Oracle HRMS Initiatives 4. Oracle HRMS Model 5. Oracle HRMS System 6. Business Benefit 7.

More information

<32382DC3BBB0A2C0E5BED6C0DA2E687770>

<32382DC3BBB0A2C0E5BED6C0DA2E687770> 논문접수일 : 2014.12.20 심사일 : 2015.01.06 게재확정일 : 2015.01.27 청각 장애자들을 위한 보급형 휴대폰 액세서리 디자인 프로토타입 개발 Development Prototype of Low-end Mobile Phone Accessory Design for Hearing-impaired Person 주저자 : 윤수인 서경대학교 예술대학

More information

03.Agile.key

03.Agile.key CSE4006 Software Engineering Agile Development Scott Uk-Jin Lee Division of Computer Science, College of Computing Hanyang University ERICA Campus 1 st Semester 2018 Background of Agile SW Development

More information

PowerPoint 프레젠테이션

PowerPoint 프레젠테이션 Altium Designer 16 Intergratech 목차 1. 3D STEP Model Generation in IPC Wizard 2. Embedded Board Array Enhancements 3. Design Rules Enhancements 4. Streamlined Design Rule Editor 5. Differential Pair Routing

More information

Intro to Servlet, EJB, JSP, WS

Intro to Servlet, EJB, JSP, WS ! Introduction to J2EE (2) - EJB, Web Services J2EE iseminar.. 1544-3355 ( ) iseminar Chat. 1 Who Are We? Business Solutions Consultant Oracle Application Server 10g Business Solutions Consultant Oracle10g

More information

DE1-SoC Board

DE1-SoC Board 실습 1 개발환경 DE1-SoC Board Design Tools - Installation Download & Install Quartus Prime Lite Edition http://www.altera.com/ Quartus Prime (includes Nios II EDS) Nios II Embedded Design Suite (EDS) is automatically

More information

歯Intro_alt_han_s.PDF

歯Intro_alt_han_s.PDF ALTERA & MAX+PLUS II ALTERA & ALTERA Device ALTERA MAX7000, MAX9000 FLEX8000,FLEX10K APEX20K Family MAX+PLUS II MAX+PLUS II 2 Altera & Altera Devices 4 ALTERA Programmable Logic Device Inventor of the

More information

untitled

untitled 1... 2 System... 3... 3.1... 3.2... 3.3... 4... 4.1... 5... 5.1... 5.2... 5.2.1... 5.3... 5.3.1 Modbus-TCP... 5.3.2 Modbus-RTU... 5.3.3 LS485... 5.4... 5.5... 5.5.1... 5.5.2... 5.6... 5.6.1... 5.6.2...

More information

감각형 증강현실을 이용한

감각형 증강현실을 이용한 대한산업공학회/한국경영과학회 2012년 춘계공동학술대회 감각형 증강현실을 이용한 전자제품의 디자인 품평 문희철, 박상진, 박형준 * 조선대학교 산업공학과 * 교신저자, hzpark@chosun.ac.kr 002660 ABSTRACT We present the recent status of our research on design evaluation of digital

More information

슬라이드 1

슬라이드 1 [ CRM Fair 2004 ] CRM 1. CRM Trend 2. Customer Single View 3. Marketing Automation 4. ROI Management 5. Conclusion 1. CRM Trend 1. CRM Trend Operational CRM Analytical CRM Sales Mgt. &Prcs. Legacy System

More information

CD-RW_Advanced.PDF

CD-RW_Advanced.PDF HP CD-Writer Program User Guide - - Ver. 2.0 HP CD-RW Adaptec Easy CD Creator Copier, Direct CD. HP CD-RW,. Easy CD Creator 3.5C, Direct CD 3.0., HP. HP CD-RW TEAM ( 02-3270-0803 ) < > 1. CD...3 CD...5

More information

IT현황리포트 내지 완

IT현황리포트 내지 완 2007 Global Information Technology Development Reports 8 9 12 13 14 15 16 18 19 20 21 24 25 26 27 28 29 32 33 34 35 36 38 39 40 41 42 43 46 47 48 49 50 51 54 55 56 57 58 60 61 62 63

More information

강의10

강의10 Computer Programming gdb and awk 12 th Lecture 김현철컴퓨터공학부서울대학교 순서 C Compiler and Linker 보충 Static vs Shared Libraries ( 계속 ) gdb awk Q&A Shared vs Static Libraries ( 계속 ) Advantage of Using Libraries Reduced

More information

<BBEABEF7B5BFC7E22DA5B12E687770>

<BBEABEF7B5BFC7E22DA5B12E687770> 2 40) 1. 172 2. 174 2.1 174 2.2 175 2.3 D 178 3. 181 3.1 181 3.2 182 3.3 182 184 1.., D. DPC (main memory). D, CPU S, ROM,.,.. D *, (02) 570 4192, jerrypak@kisdi.re.kr 172 . D.. (Digital Signal Processor),

More information

I

I I II III (C B ) (C L ) (HL) Min c ij x ij f i y i i H j H i H s.t. y i 1, k K, i W k C B C L p (HL) x ij y i, i H, k K i, j W k x ij y i {0,1}, i, j H. K W k k H K i i f i i d ij i j r ij i j c ij r ij

More information

VOL.76.2008/2 Technical SmartPlant Materials - Document Management SmartPlant Materials에서 기본적인 Document를 관리하고자 할 때 필요한 세팅, 파일 업로드 방법 그리고 Path Type인 Ph

VOL.76.2008/2 Technical SmartPlant Materials - Document Management SmartPlant Materials에서 기본적인 Document를 관리하고자 할 때 필요한 세팅, 파일 업로드 방법 그리고 Path Type인 Ph 인터그래프코리아(주)뉴스레터 통권 제76회 비매품 News Letters Information Systems for the plant Lifecycle Proccess Power & Marine Intergraph 2008 Contents Intergraph 2008 SmartPlant Materials Customer Status 인터그래프(주) 파트너사

More information

Manufacturing6

Manufacturing6 σ6 Six Sigma, it makes Better & Competitive - - 200138 : KOREA SiGMA MANAGEMENT C G Page 2 Function Method Measurement ( / Input Input : Man / Machine Man Machine Machine Man / Measurement Man Measurement

More information

<313920C0CCB1E2BFF82E687770>

<313920C0CCB1E2BFF82E687770> 韓 國 電 磁 波 學 會 論 文 誌 第 19 卷 第 8 號 2008 年 8 月 論 文 2008-19-8-19 K 대역 브릭형 능동 송수신 모듈의 설계 및 제작 A Design and Fabrication of the Brick Transmit/Receive Module for K Band 이 기 원 문 주 영 윤 상 원 Ki-Won Lee Ju-Young Moon

More information

歯I-3_무선통신기반차세대망-조동호.PDF

歯I-3_무선통신기반차세대망-조동호.PDF KAIST 00-03-03 / #1 1. NGN 2. NGN 3. NGN 4. 5. 00-03-03 / #2 1. NGN 00-03-03 / #3 1.1 NGN, packet,, IP 00-03-03 / #4 Now: separate networks for separate services Low transmission delay Consistent availability

More information

김기남_ATDC2016_160620_[키노트].key

김기남_ATDC2016_160620_[키노트].key metatron Enterprise Big Data SKT Metatron/Big Data Big Data Big Data... metatron Ready to Enterprise Big Data Big Data Big Data Big Data?? Data Raw. CRM SCM MES TCO Data & Store & Processing Computational

More information

서보교육자료배포용.ppt

서보교육자료배포용.ppt 1. 2. 3. 4. 1. ; + - & (22kW ) 1. ; 1975 1980 1985 1990 1995 2000 DC AC (Ferrite) (NdFeB; ) /, Hybrid Power Thyrister TR IGBT IPM Analog Digital 16 bit 32 bit DSP RISC Dip SMD(Surface Mount Device) P,

More information

untitled

untitled 3 IBM WebSphere User Conference ESB (e-mail : ljm@kr.ibm.com) Infrastructure Solution, IGS 2005. 9.13 ESB 를통한어플리케이션통합구축 2 IT 40%. IT,,.,, (Real Time Enterprise), End to End Access Processes bounded by

More information

airDACManualOnline_Kor.key

airDACManualOnline_Kor.key 5F InnoValley E Bldg., 255 Pangyo-ro, Bundang-gu, Seongnam-si, Gyeonggi-do, Korea (Zip 463-400) T 031 8018 7333 F 031 8018 7330 airdac AD200 F1/F2/F3 141x141x35 mm (xx) 350 g LED LED1/LED2/LED3 USB RCA

More information

마이크로시스템제작 lecture1. 강의소개및 MultiSIM 선덕한 마이크로시스템 1

마이크로시스템제작 lecture1. 강의소개및 MultiSIM 선덕한 마이크로시스템 1 마이크로시스템제작 lecture1. 강의소개및 MultiSIM 선덕한 마이크로시스템 1 1. 강의소개 1.1 목표 Ø 강의소개 Ø MultiSIM 소개및기본 Tool 사용방법 1.2 강의평가방법 Ø 출석 20% Ø 과제물 50% (Term Project) Ø 기말고사 20% Ø 수업참여도 10% 마이크로시스템 2 1.3 연락처 E-Mail : sundukhan@hanmail.net

More information

Libero Overview and Design Flow

Libero Overview and Design Flow Libero Overview and Design Flow Libero Integrated Orchestra Actel Macro Builder VDHL& VeriogHDL Editor ViewDraw Schematic Entry Synplicify for HDL Synthesis Synapticad Test Bench Generator ModelSim

More information

ISO17025.PDF

ISO17025.PDF ISO/IEC 17025 1999-12-15 1 2 3 4 41 42 43 44, 45 / 46 47 48 49 / 410 411 412 413 414 5 51 52 53 54 / 55 56 57 58 / 59 / 510 A( ) ISO/IEC 17025 ISO 9001:1994 ISO 9002:1994 B( ) 1 11 /, / 12 / 1, 2, 3/ (

More information

What's new in NX 8 (Korean)

What's new in NX 8 (Korean) 8 Smarter decisions. Better products.,, 70% NC Siemens PLM Software NX 8, Siemens HD PLM CAD,,, /CAE, HD3D NX 8 HD PLM NX HD3D(High-definition 3D), NX 8 HD3D Visual Reporting OOTB /, Teamcenter 9 Report

More information

歯4Q01_실적

歯4Q01_실적 2002 1 1 2002 LG. 2 Table of Contents I. 2001 4/4 II. 2002 3 2001 4/4 4 4/4 (9.4%) 3/4 5% 4 455. 11.9% 16 6,010. ( : ) ( : ) 44,252 13,979 42,743 16,392 38,560 14,548 40,455 15,921 148,357 48,812 166,010

More information

2

2 2 3 4 5 6 7 8 9 10 11 60.27(2.37) 490.50(19.31) 256.00 (10.07) 165.00 111.38 (4.38) 9.00 (0.35) 688.00(27.08) 753.00(29.64) 51.94 (2.04) CONSOLE 24CH 32CH 40CH 48CH OVERALL WIDTH mm (inches) 1271.45(50.1)

More information

ORANGE FOR ORACLE V4.0 INSTALLATION GUIDE (Online Upgrade) ORANGE CONFIGURATION ADMIN O

ORANGE FOR ORACLE V4.0 INSTALLATION GUIDE (Online Upgrade) ORANGE CONFIGURATION ADMIN O Orange for ORACLE V4.0 Installation Guide ORANGE FOR ORACLE V4.0 INSTALLATION GUIDE...1 1....2 1.1...2 1.2...2 1.2.1...2 1.2.2 (Online Upgrade)...11 1.3 ORANGE CONFIGURATION ADMIN...12 1.3.1 Orange Configuration

More information

Disclaimer IPO Presentation,. Presentation...,,,,, E.,,., Presentation,., Representative...

Disclaimer IPO Presentation,. Presentation...,,,,, E.,,., Presentation,., Representative... DEXTER STUDIOS INVESTOR RELATIONS 2015 Disclaimer IPO Presentation,. Presentation...,,,,, E.,,., Presentation,., Representative... Contents Prologue 01 VFX 02 China 03 Investment Highlights 04 Growth Engine

More information

untitled

untitled Logistics Strategic Planning pnjlee@cjcci.or.kr Difference between 3PL and SCM Factors Third-Party Logistics Supply Chain Management Goal Demand Management End User Satisfaction Just-in-case Lower

More information

½Éº´È¿ Ãâ·Â

½Éº´È¿ Ãâ·Â Standard and Technology of Full-Dimension MINO Systems in LTE-Advances Pro Massive MIMO has been studied in academia foreseeing the capacity crunch in the coming years. Presently, industry has also started

More information

Domino Designer Portal Development tools Rational Application Developer WebSphere Portlet Factory Workplace Designer Workplace Forms Designer

Domino Designer Portal Development tools Rational Application Developer WebSphere Portlet Factory Workplace Designer Workplace Forms Designer Domino, Portal & Workplace WPLC FTSS Domino Designer Portal Development tools Rational Application Developer WebSphere Portlet Factory Workplace Designer Workplace Forms Designer ? Lotus Notes Clients

More information

RFID USN_K_100107

RFID USN_K_100107 U B I Q U I T O U S S O L U T I O N RFID/USN C O N T E N T S LEADING YOU TOWARD A GREATER FUTURE THAN YOU IMAGINE WONDERFUL UBIQUITOUS WORLD 04 RFID/USN 05 06 LEADING RFID/USN SOLUTION PEOPLE PRODUCT PROCESS

More information

Information Memorandum Danam Communications Inc

Information Memorandum Danam Communications Inc Information Memorandum 2000. 7. 6 Danam Communications Inc 2 TABLE OF CONTENTS... 5 I.... 6 1....6 2....7 3....9 4....10 5....11 6....12 7....13 8....14 II.... 16 1....16 2....16 3....16 4....17 III. R&D...

More information

DESIGN SYSTEMS TECHNOLOGY Nineplus Information Technology

DESIGN SYSTEMS TECHNOLOGY   Nineplus Information Technology DESIGN SYSTEMS TECHNOLOGY www.npit.co.kr Nineplus Information Technology CADENCE OrCAD PACKAGE SUITES Circuit Design Circuit Simulation with PSpice A/D Circuit Simulation with PSpice AA PCB Design with

More information

歯경영혁신 단계별 프로그램 사례.ppt

歯경영혁신 단계별 프로그램 사례.ppt BMS Infra BMS Location A B C D D A Location Card + Location SET Card : 1 : : Location Card ( ) ( Over ) Location Card Card Location Card ( ) ( ) Location Card LocationCard RACK1 AGE / 7 ( ) SET Location

More information

LCD Display

LCD Display LCD Display SyncMaster 460DRn, 460DR VCR DVD DTV HDMI DVI to HDMI LAN USB (MDC: Multiple Display Control) PC. PC RS-232C. PC (Serial port) (Serial port) RS-232C.. > > Multiple Display

More information

Oracle Apps Day_SEM

Oracle Apps Day_SEM Senior Consultant Application Sales Consulting Oracle Korea - 1. S = (P + R) x E S= P= R= E= Source : Strategy Execution, By Daniel M. Beall 2001 1. Strategy Formulation Sound Flawed Missed Opportunity

More information

1.장인석-ITIL 소개.ppt

1.장인석-ITIL 소개.ppt HP 2005 6 IT ITIL Framework IT IT Framework Synchronized Business and IT Business Information technology Delivers: Simplicity, Agility, Value IT Complexity Cost Scale IT Technology IT Infrastructure IT

More information

Social Network

Social Network Social Network Service, Social Network Service Social Network Social Network Service from Digital Marketing Internet Media : SNS Market report A social network service is a social software specially focused

More information

PowerPoint 프레젠테이션

PowerPoint 프레젠테이션 Post - Internet Marketing Contents. Internet Marketing. Post - Internet Marketing Trend. Post - Internet Marketing. Paradigm. . Internet Marketing Internet Interactive Individual Interesting International

More information

Problem New Case RETRIEVE Learned Case Retrieved Cases New Case RETAIN Tested/ Repaired Case Case-Base REVISE Solved Case REUSE Aamodt, A. and Plaza, E. (1994). Case-based reasoning; Foundational

More information

PowerPoint 프레젠테이션

PowerPoint 프레젠테이션 5 2004. 3. . 5.. Input. Output . 5 2004 7,, 1,000 5,. 40 2004.7 2005.7 2006.7 2007.7 2008.7 2011. 1,000 300 100 50 20 20 ( ) 0.01% 0.08% 0.36% 0.96% 3.07% 100% ( ) 5.3%(10.7%) 12.2%(17.3%) 21.9%(26.4%)

More information

歯두산3.PDF

歯두산3.PDF ERP Project 20001111 BU 1 1. 2. Project 3. Project 4. Project 5. Project 6. J.D. EdwardsOneWorld 7. Project 8. Project 9. Project 10. System Configuration 11. Project 12. 2 1. 8 BG / 2 / 5 BU (20001031

More information

untitled

untitled R&S Power Viewer Plus For NRP Sensor 1.... 3 2....5 3....6 4. R&S NRP...7 -.7 - PC..7 - R&S NRP-Z4...8 - R&S NRP-Z3... 8 5. Rohde & Schwarz 10 6. R&S Power Viewer Plus.. 11 6.1...12 6.2....13 - File Menu...

More information

. 서론,, [1]., PLL.,., SiGe, CMOS SiGe CMOS [2],[3].,,. CMOS,.. 동적주파수분할기동작조건분석 3, Miller injection-locked, static. injection-locked static [4]., 1/n 그림

. 서론,, [1]., PLL.,., SiGe, CMOS SiGe CMOS [2],[3].,,. CMOS,.. 동적주파수분할기동작조건분석 3, Miller injection-locked, static. injection-locked static [4]., 1/n 그림 THE JOURNAL OF KOREAN INSTITUTE OF ELECTROMAGNETIC ENGINEERING AND SCIENCE. 2016 Feb.; 27(2), 170175. http://dx.doi.org/10.5515/kjkiees.2016.27.2.170 ISSN 1226-3133 (Print)ISSN 2288-226X (Online) Analysis

More information

,,,,,, (41) ( e f f e c t ), ( c u r r e n t ) ( p o t e n t i a l difference),, ( r e s i s t a n c e ) 2,,,,,,,, (41), (42) (42) ( 41) (Ohm s law),

,,,,,, (41) ( e f f e c t ), ( c u r r e n t ) ( p o t e n t i a l difference),, ( r e s i s t a n c e ) 2,,,,,,,, (41), (42) (42) ( 41) (Ohm s law), 1, 2, 3, 4, 5, 6 7 8 PSpice EWB,, ,,,,,, (41) ( e f f e c t ), ( c u r r e n t ) ( p o t e n t i a l difference),, ( r e s i s t a n c e ) 2,,,,,,,, (41), (42) (42) ( 41) (Ohm s law), ( ),,,, (43) 94 (44)

More information

thesis

thesis CORBA TMN Surveillance System DPNM Lab, GSIT, POSTECH Email: mnd@postech.ac.kr Contents Motivation & Goal Related Work CORBA TMN Surveillance System Implementation Conclusion & Future Work 2 Motivation

More information

FMX M JPG 15MB 320x240 30fps, 160Kbps 11MB View operation,, seek seek Random Access Average Read Sequential Read 12 FMX () 2

FMX M JPG 15MB 320x240 30fps, 160Kbps 11MB View operation,, seek seek Random Access Average Read Sequential Read 12 FMX () 2 FMX FMX 20062 () wwwexellencom sales@exellencom () 1 FMX 1 11 5M JPG 15MB 320x240 30fps, 160Kbps 11MB View operation,, seek seek Random Access Average Read Sequential Read 12 FMX () 2 FMX FMX D E (one

More information

歯이시홍).PDF

歯이시홍).PDF cwseo@netsgo.com Si-Hong Lee duckling@sktelecom.com SK Telecom Platform - 1 - 1. Digital AMPS CDMA (IS-95 A/B) CDMA (cdma2000-1x) IMT-2000 (IS-95 C) ( ) ( ) ( ) ( ) - 2 - 2. QoS Market QoS Coverage C/D

More information

00내지1번2번

00내지1번2번 www.keit.re.kr 2011. 11 Technology Level Evaluation ABSTRACT The Technology Level Evaluation assesses the current level of industrial technological development in Korea and identifies areas that are underdeveloped

More information

PowerPoint 프레젠테이션

PowerPoint 프레젠테이션 Altium Designer Import / Export 가이드 Intergratech 기술팀한정희과장 Altium Designer Interface List File Type Description Import Version 비고 Protel 99SE DDB Files 99SE DDB (*.ddb) Cadence Allegro Design Files Allegro

More information

-

- World Top 10 by 2030 CONTENTS CONTENTS 02 03 PRESIDENT S MESSAGE 04 05 VISION GOALS VISION GOALS STRATEGIES 06 07 HISTORY 2007 2008 2009 2010 2011 08 09 UNIST POWER 10 11 MPI USTC UNIST UCI UTD U-M GT

More information

소프트웨어개발방법론

소프트웨어개발방법론 사용사례 (Use Case) Objectives 2 소개? (story) vs. 3 UC 와 UP 산출물과의관계 Sample UP Artifact Relationships Domain Model Business Modeling date... Sale 1 1..* Sales... LineItem... quantity Use-Case Model objects,

More information

歯CRM개괄_허순영.PDF

歯CRM개괄_허순영.PDF CRM 2000. 8. KAIST CRM CRM CRM CRM :,, KAIST : 50%-60%, 20% 60%-80%. AMR Research 10.. CRM. 5. Harvard Business review 60%, 13%. Michaelson & Associates KAIST CRM? ( ),,, -,,, CRM needs,,, dynamically

More information

Service-Oriented Architecture Copyright Tmax Soft 2005

Service-Oriented Architecture Copyright Tmax Soft 2005 Service-Oriented Architecture Copyright Tmax Soft 2005 Service-Oriented Architecture Copyright Tmax Soft 2005 Monolithic Architecture Reusable Services New Service Service Consumer Wrapped Service Composite

More information

about_by5

about_by5 WWW.BY5IVE.COM BYFIVE CO. DESIGN PARTNERS MAKE A DIFFERENCE BRAND EXPERIENCE CONSULTING & DESIGN PACKAGE / OFF-LINE EDITING CONSULTING & DESIGN USER EXPERIENCE (UI/GUI) / ON-LINE EDITING CONSULTING & DESIGN

More information

ArcGIS Version 8.3 &

ArcGIS Version 8.3 & ArcGIS Version 8.3 & 9 2002 10 11 ArcGIS ArcGIS 8.2, ArcSDE 8.2 ArcIMS 4.0 G.Net MapObjects Java 1.0, ArcPad 6.0 ArcGIS 8.3 & ArcIMS 4.0.1 ESRI ArcGIS 9 & ArcIMS 9 ArcGIS Schematics ArcGIS Server ArcGIS

More information

untitled

untitled MDEP I&C 2009. 4.6 ~ 4.7 14 I. MDEP II. DICWG III. DICWG SW IV. Nuclear Safety Information Conference 2009 Slide -2- I. MDEP MDEP? Multinational Design Evaluation Program MDEP Nuclear Safety Information

More information

2005 2004 2003 2002 2001 2000 Security Surveillance Ubiquitous Infra Internet Infra Telematics Security Surveillance Telematics Internet Infra Solutions Camera Site (NETWORK) Monitoring & Control

More information

Preliminary spec(K93,K62_Chip_081118).xls

Preliminary spec(K93,K62_Chip_081118).xls 2.4GHz Antenna K93- Series KMA93A2450X-M01 Antenna mulilayer Preliminary Spec. Features LTCC Based designs Monolithic SMD with small, low-profile and light-weight type Wide bandwidth Size : 9 x 3 x 1.0mm

More information

µµ¹«¼Û b Çϸ®ÆÇ

µµ¹«¼Û b Çϸ®ÆÇ ANSOFT DESIGNERTM Electromagnetically Charged EDA Software 28 ANSOFT Korea Products Guide High Frequency / Signal Integrity - Ansoft Designer TM High Frequency / Signal Integrity 29 Electromagnetically

More information

NX Nastran brochure (Korean)

NX Nastran brochure (Korean) Answers for industry. NX NASTRAN,, FEA siemens.com/plm/nxnastran . Aquila Engineering Ben Terrell Perth /, / Siemens..,. 24% 28% 36% 41% 47% (n=157) : Aberdeen Group 2010 4 0% 10% 20% 30% 40% 50%,,....,..,.

More information

歯Cablexpert제안서.PDF

歯Cablexpert제안서.PDF : CableXpert TM TEL:02-576-0471 / E-mail : lab@dakos.net 1. (CableXpert TM :CME1100 ) (PSTN) 100,. (CableXpert TM ).,,.... : : 324-1 2 : 02-576-0471 : 02-576-0474 : (E-mail : jangpo@dakos.net) 3. 1) S/W

More information

목순 차서 v KM의 현황 v Web2.0 의 개념 v Web2.0의 도입 사례 v Web2.0의 KM 적용방안 v 고려사항 1/29

목순 차서 v KM의 현황 v Web2.0 의 개념 v Web2.0의 도입 사례 v Web2.0의 KM 적용방안 v 고려사항 1/29 Web2.0의 EKP/KMS 적용 방안 및 사례 2008. 3. OnTheIt Consulting Knowledge Management Strategic Planning & Implementation Methodology 목순 차서 v KM의 현황 v Web2.0 의 개념 v Web2.0의 도입 사례 v Web2.0의 KM 적용방안 v 고려사항 1/29 현재의

More information

Microsoft PowerPoint - AC3.pptx

Microsoft PowerPoint - AC3.pptx Chapter 3 Block Diagrams and Signal Flow Graphs Automatic Control Systems, 9th Edition Farid Golnaraghi, Simon Fraser University Benjamin C. Kuo, University of Illinois 1 Introduction In this chapter,

More information

Ceramic Innovation `

Ceramic Innovation ` Ceramic Innovation www.lattron.com 1. 2. -NTC thermistor -Piezoelectric Ceramic - RF Components 3. 1-1. 1. : Lattron Co., Ltd (Latticed + Electron) 2. : / 3. : 1998.01.20 4. 1688-24 : 306-230 82-42-935-8432

More information

1.LAN의 특징과 각종 방식

1.LAN의 특징과 각종 방식 0 Chapter 1. LAN I. LAN 1. - - - - Switching - 2. LAN - (Topology) - (Cable) - - 2.1 1) / LAN - - (point to point) 2) LAN - 3) LAN - 2.2 1) Bound - - (Twisted Pair) - (Coaxial cable) - (Fiber Optics) 1

More information

High Resolution Disparity Map Generation Using TOF Depth Camera In this paper, we propose a high-resolution disparity map generation method using a lo

High Resolution Disparity Map Generation Using TOF Depth Camera In this paper, we propose a high-resolution disparity map generation method using a lo High Resolution Disparity Map Generation Using TOF Depth Camera In this paper, we propose a high-resolution disparity map generation method using a low-resolution Time-Of- Flight (TOF) depth camera and

More information

ETL_project_best_practice1.ppt

ETL_project_best_practice1.ppt ETL ETL Data,., Data Warehouse DataData Warehouse ETL tool/system: ETL, ETL Process Data Warehouse Platform Database, Access Method Data Source Data Operational Data Near Real-Time Data Modeling Refresh/Replication

More information

CRM Fair 2004

CRM Fair 2004 easycrm Workbench ( ) 2004.04.02 I. CRM 1. CRM 2. CRM 3. II. easybi(business Intelligence) Framework 1. 2. - easydataflow Workbench - easycampaign Workbench - easypivot Reporter. 1. CRM 1.?! 1.. a. & b.

More information

KDTÁ¾ÇÕ-2-07/03

KDTÁ¾ÇÕ-2-07/03 CIMON-PLC CIMON-SCADA CIMON-TOUCH CIMON-Xpanel www.kdtsys.com CIMON-SCADA Total Solution for Industrial Automation Industrial Automatic Software sphere 16 Total Solution For Industrial Automation SCADA

More information

Microsoft PowerPoint - XP Style

Microsoft PowerPoint - XP Style Business Strategy for the Internet! David & Danny s Column 유무선 통합 포탈은 없다 David Kim, Danny Park 2002-02-28 It allows users to access personalized contents and customized digital services through different

More information

THE JOURNAL OF KOREAN INSTITUTE OF ELECTROMAGNETIC ENGINEERING AND SCIENCE Sep.; 30(9),

THE JOURNAL OF KOREAN INSTITUTE OF ELECTROMAGNETIC ENGINEERING AND SCIENCE Sep.; 30(9), THE JOURNAL OF KOREAN INSTITUTE OF ELECTROMAGNETIC ENGINEERING AND SCIENCE. 2019 Sep.; 30(9), 712 717. http://dx.doi.org/10.5515/kjkiees.2019.30.9.712 ISSN 1226-3133 (Print) ISSN 2288-226X (Online) MOS

More information