s3fn21x_ev_main_r00_110325_temp

Size: px

Start display at page:

Download "s3fn21x_ev_main_r00_110325_temp"

종남 반
7 years ago
Views:

1 VIO- VSSIO- P0./T0P/TOPWM/SSPMOSI0 P0./TLK/S0/SSPMISO0 P0./TP/TPWM/SSPFSS0 P0./TLK/SL/SSPLK P0./TP/TPWM/SSPMOSI P0./TLK/S/SSPMISO P0./TP/TPWM/SSPFSS 0 P0./TLK/UZ/USRTTX P0./TP/TPWM/USRTRX P0.0/TLK/ET0/USRTLK P0./TP/ET/TPWM P0./TLK/ET P0./TP/ET/TPWM P0./TLK/ET/OP P0./TP/ET/TPWM P0./SWIO/ET/S P0./SWLK/ET/SL 0 VUS LOUS P N VSSUS XT XTOUT VSSORE-0 VORE-0 TEST 0 RESET XOUT X VSSORE- VORE- VOREOUT- P.0/0/ET P.//ET P.//ET0 P.//ET 0 P.//ET P.//ET P.//ET P.//ET P.//USRTTX VREFF 로 NETNME 수정 0.0 SFN P./SEG P./SEG P./SEG P./SEG P./SEG P./SEG0 P./SEG P./SEG P./SEG P.0/SEG P./SEG P./SEG P./SEG P./SEG P./SEG P./SEG0 P./SEG P./SEG P./SEG P.0/SEG P./SEG VOREOUT-0 P.0/SEG P./SEG P./SEG P./SEG P./SEG0 P./SEG P./SEG P./SEG P./SEG P./SEG P.0/SEG P./SEG P./SEG P./SEG P./SEG0 P./SEG P./SEG P./SEG P./SEG P./SEG VSSIO-0 VIO U SFN-T REVISI REOR TE: LTR EO NO: PPROVE: SEG_ XTL_OUT R M/N.KHz 0 R VL p p 0K/N RWN: OMPNY: YI System O.,LT MU NETOR ( MU PTER ) HEKE: OE: RWG NO: QULITY TROL: SFNXXX-EV-SE RELESE: SLE: SHEET: OF P.//USRTRX/PWM0 P.0/0/USRTLK/PWM P.//USRTTX0 P./USRTRX0 P./TRG/USRTLK0/OP P0.0/T0LK/SL0/SSPLK0 P.0/OM0 P./OM P./OM P./OM 0 VSS P./OM VREF P./OM 0 P./OM P./OM P./OM/SEG0 P./OM/SEG VL P.0/OM0/SEG VL P./OM/SEG VL P./OM/SEG VL P./OM/SEG 0 VL P./OM/SEG P./OM/SEG0 P./OM/SEG 0 P./OM/SEG0 P./OM/SEG0 P./OM/SEG00 P./OM0/SEG P.0/OM/SEG P./OM/SEG P./OM/SEG P./SEG P./SEG P./SEG0 P./SEG P.0/SEG P./SEG P./SEG P./OM/SEG P./SEG 0 P./OM/SEG P./SEG P./OM/SEG P./SEG 0 P./OM/SEG P./SEG P./OM/SEG P./SEG P./OM/SEG0 P./SEG0 P./OM0/SEG P./SEG P.0/OM/SEG P.0/SEG P./SEG P./SEG P.0/SEG P./SEG 0 P./SEG P.0/SEG P./SEG P./SEG P./SEG P./SEG 0 P./SEG P./SEG P./SEG P./SEG P./SEG0 P./SEG0 P./SEG P./SEG P./SEG P./SEG P./SEG P./SEG P.0/SEG P.0/SEG US_N.uF 00n TEST_MOE 00n 0 00n 00n 00n TP TP0 V-ORE-0 TP TP TP TP TP TP TP SEG_ SEG_0 uf 00n TP TP TP VL J _UL _SGLE J SEG_0 -IP-UL VL VL J VL uf VL VL J SEG UL_SP SEG_ SEG_ SEG_ V-OREOUT-0 0 SEG_ SEG_ uf SEG_ uf uf uf uf uf SPI_LK_0 SPI_LK_ SPI_MOSI_ SPI_MISO_ SPI_SS_ USRT_TX USRT_RX EXT_T0 EXT_T EXT_T EXT_T EXT_T EXT_T EXT_T EXT_T US_P 0 USRT_TX USRT_RX USRT_TX0 USRT_RX0 L_PWM L_TRL OM_[00:] OM_[:] VL VL VL VL VL SEG_[00:] SEG_ SEG_ SEG_ SEG_0 SEG_ SEG_ SEG_ SEG_ SEG_ SEG_ SEG_ SEG_ SEG_ SEG_ SEG_ VL XTL_ SEG_ SEG_ R 0K/N SEG_ XTL VL SEG_ SEG_ Mhz p p SEG_ R 0K/N SEG_ VL SEG_0 SEG_ SEG_ R0 VL 0K/N SEG_ VL SEG_ X_SU VL V-IO-0 SEG_ XOUT_SU R0 M/N SEG_ R VL 0K/N SEG_ VL XTL OM_00 OM_0 OM_0 OM_0 OM_0 OM_0 OM_0 OM_0 OM_0 OM_0 OM_0 OM_ OM_ OM_ OM_ OM_ OM_ OM_ OM_ OM_ OM_0 OM_ OM_ OM_ SEG_00 SEG_0 SEG_0 SEG_0 SEG_0 SEG_0 SEG_0 OM_ SEG_0 OM_ SEG_0 OM_ SEG_0 OM_ SEG_0 OM_ SEG_ OM_ SEG_ OM_0 SEG_ OM_ SEG_ SEG_ SEG_ SEG_ SEG_ SEG_ SEG_ SEG_ SEG_ SEG_ SEG_ SEG_ SEG_0 SEG_ SEG_ SEG_ SEG_ SEG_ SEG_ SEG_0 SEG_ SEG_ SEG_ SEG_ SEG_ LOUS V-US X_SU V-ORE-0 XOUT_SU XTL_OUT XTL_ V-OREOUT- V-ORE- V-IO- VREFF V-IO- V-IO-0 V-ORE- V-US VL

2 - REVISI REOR LTR EO NO: PPROVE: TE: [ MU EUG & PGM PORT ] [ S-Pro /SPGM TERFE ] [ TEST MOE LE ] 0P--IOX J 0 0 SWIO R 0K R 0K J0 _UL EXT_T EXT_T 0P-00-IOX J P0./SL 0 P0./S 0 J _UL EXT_T EXT_T TEST_MOE P--SGLE J [ SPGM TERFE ] P--SGLE R 0K TEST_MOE EXT_T EXT_T TEST_MOE J [ URT ] [ US EVIE PORT TYPE- ] [ UZZER TEST ] NOTE. PORT 은 P 연결용으로 RX/TX ROSS배치. PORT 는 USRT 과 선택가능. PORT 는 ROSS & IRET 선택가능. URT는 IO가.V이상으로선택된경우에한하여동작함.. MOEM 제어신호지원안함. V-US 외부공급으로변경 V-US 전원, GN ead 삭제 (F, F) US N/P에저항추가 (R, R) 외부 V-US Jumper 추가 (J) J 추가 V-US P--SGLE Move TP Position. UZZER R0 K 00nF TP TP J TP 0 uf uf MX V - V V- uf uf uf US_N US_P R ohm R ohm _UL_SP US--TYPE V - US TYPE VSS J SH SH USRT_TX (UZ) J _UL R K R K KST Q - GN USRT_TX0 USRT_RX0 USRT_TX USRT_RX USRT_TX USRT_RX IP-SWH 0 SW 0 T ROUT T ROUT TOUT R TOUT R U TP TP J _UL SilK 처리 TP : TOUT, TP : R 으로 Silk 처리 J -N-MLE R R RS T S ER I SG J RWN: OMPNY: YI System O.,LT SFN PERI ( EV PLTFORM ) HEKE: OE: RWG NO: QULITY TROL: SFNXX-EV-SE RELESE: SLE: SHEET: OF

3 PPROVE: REVISI REOR LTR EO NO: TE: [ PU RESET ] [ TEST ] V-0 R 0K J TP VR J TP 0p IP-SWH SW0 IP-SWH 0 SPI_SS_ SPI_LK_ SPI_MOSI_ SPI_MISO_ IP-SWH SW T00-T S V SO HOL WP SK GN SI U SW IP-SWH TT-SW-P SW0 uf J R 0K VR V-0 J0 TP SW VREFF USRT_TX USRT_RX PWM USRT_TX0 SPI_LK_0 USRT_TX USRT_RX IP-SWH 0 SW TL0-T S V SK SI SO (S,V TYPE) RY/USY RESET GN U R 0K SPI_LK_0 J _UL SPI_SS_ SPI_LK_ SPI_MOSI_ SPI_MISO_ 0uF() 00nF [ TERRUPT TEST ] V-0 --> SKEY0 SKEY SKEY SKEY IP-SWH EXT_T0 EXT_T EXT_T EXT_T KSN KSN KSN KSN0 [ ] [ ] TT-SW-P SW TT-SW-P SW TT-SW-P TT-SW-P SW TT-SW-P SW TT-SW-P TT-SW-P SW TT-SW-P SW TT-SW-P TT-SW-P SW TT-SW-P SW TT-SW-P R0 0K R0 0K R0 0K R0 0K SKEY0 SKEY SW IP-SWH SW IP-SWH EXT_T EXT_T EXT_T EXT_T 0 [ ] [ ] SW TT-SW-P SW SW TT-SW-P SW SW TT-SW-P SW SW TT-SW-P SW SKEY SKEY SW IP-SWH [ ] [ ] [ ] [ ] KSN0 SW IP-SWH KSN 00nF 00nF 00nF 00nF KSN KSN SW [ I ] T0-T 0 V WP SL GN S R.K R.K SPI_LK_ SPI_MISO_ IP-SWH J _UL SPI_LK_0 SPI_LK_ SPI_MISO_ SPI_LK_0 (SL0) (S0) (SL) (S) KSN0 KSN KSN KSN J _UL J RWN: HEKE: QULITY TROL: OMPNY: YI System O.,LT EXTERNL PORTS ( EV PLTFORM ) OE: RWG NO: SFNXXX-EV-SE U SW RELESE: SLE: SHEET: OF

4 G G PPROVE: REVISI REOR LTR EO NO: TE: V-SMPS P-R-T J J0 POWER-PHI- GN V V-SMPS R0L-0 PWR SW SW0 V-P uf/v uf/v EXTERNL SMPS V, / VERTER.0V, / VERTER.V, SFN PU MOULE XS00/00 FPG (.0Phi) H (.0Phi) H V-P TPS0-SOT V-P V-P TPS0-SOT V-P LOW ROPOUT REGULTOR.V, / VERTER.V, IO POWET SELET PERIPHERL GN OUT F U R.K/N R.K/N GN OUT F U0 R.K/N R.K/N EXTERNL POWER SUPPLY V ~.V 00uF/0V 0 uf 00uF/0V uf V-EXTR NN V-P V-0P R 0K MPXN-T OMP S SW 0nF L uh LPF00T-0M R K(F).V NN 0nF R 0K(F) P_GN GN F SS U 0nF SS R.K(F) 00uF/0V uf V-EXTR V-P V-P V-P V-0P V- V- V- V-0 TP V-0 V-0 R.K F J 0_UL R.K LE K LE K MF-NSMF0 V- F MF-NSMF0 0 R K LE K R.K KST Q0 F R K V-P V-P F MF-NSMF0 TP TP TP TP TP R 0K 0 0nF R 0K(F) MPXN-T OMP P_GN GN S SW F SS 0nF 0nF L uh LPF00T-0M R0L-0 R0 K(F) 00uF/0V R K(F) K -> K uf [ MOUNT HOLE ] MF-NSMF0 R0L-0 TP TP TP TP TP0 RWN: HEKE: OMPNY: YI System O.,LT POWER ( EV PLTFORM ) OE: RWG NO: U QULITY TROL: SFNXXX-EV-SE RELESE: SLE: SHEET: OF

5 OE: RWN: HEKE: QULITY TROL: RELESE: OMPNY: RWG NO: SHEET: OF SLE: REVISI REOR TE: LTR EO NO: PPROVE: EXTERNL PORTS ( EV PLTFORM ) SFNXXX-EV-SE YI System O.,LT SW Signel Name Silk 처리 0 J P--IOX L I J 0P-HEER J 0P-HEER J P--IOX J P--SGLE F MF-NSMF J 0P-HEER SW KHS0 JTG-TI JTG-TO JTG-TK JTG-TMS V- OM_[00:] OM_00 OM_0 OM_0 OM_0 OM_0 OM_0 OM_0 OM_0 OM_0 OM_0 OM_0 OM_ OM_ OM_ OM_ OM_ SEG_[00:] SEG_00 SEG_0 SEG_0 SEG_0 SEG_0 SEG_0 SEG_0 SEG_0 SEG_0 SEG_0 SEG_0 SEG_ SEG_ SEG_ SEG_ SEG_ SEG_ SEG_ SEG_ SEG_ SEG_0 SEG_ SEG_ SEG_ SEG_ SEG_ SEG_ SEG_ SEG_ SEG_ SEG_0 SEG_ SEG_ SEG_ SEG_[00:] SEG_ SEG_ SEG_ SEG_ SEG_ SEG_ SEG_0 SEG_ SEG_ SEG_ SEG_ SEG_ SEG_ SEG_ SEG_ SEG_ SEG_0 SEG_ SEG_ SEG_ SEG_ SEG_ SEG_ SEG_ SEG_ SEG_ SEG_0 SEG_ SEG_ SEG_ SEG_ SEG_ SEG_ SEG_ SEG_ SEG_ SEG_0 SEG_ SEG_ SEG_ SEG_ SEG_ SEG_ OM_[:] OM_ OM_ OM_ OM_ OM_0 OM_ OM_ OM_ OM_ SEG_[:] SEG_ SEG_ SEG_ L_TRL OM_[:] OM_ OM_ OM_ OM_ OM_ OM_0 OM_ V-0 JTG-TMS JTG-TI JTG-TO JTG-TK V- EXT_LK EXT_LK SPI_LK_0 SPI_LK_ SPI_MOSI_ SPI_MISO_ SPI_SS_ USRT_TX USRT_RX EXT_T0 EXT_T EXT_T EXT_T EXT_T EXT_T EXT_T EXT_T US_P US_N TEST_MOE 0 USRT_TX USRT_RX PWM USRT_TX0 USRT_RX0 L_TRL VREFF V-US PWM L_PWM

NERO_M128_V10.opj

NERO_M128_V10.opj SW 0 R 0R ISP Port REF 0.uF PE P R 0K 0.uF R 0R 0.uF JP HEER/X 0.uF X pf PF PF PF PF PF PF PF REF TK TMS TO TI PE PE PE PE PE PE PE P0 P P P P P P P Y MHz X pf JTG Port IR_FREQ IR_OUT 0 0 0 TK TO TMS TI