EasySoC 장비구성및사양

Size: px

Start display at page:

Download "EasySoC 장비구성및사양"

미자 원
5 years ago
Views:

1 EasySoC 장비구성및사양

2 목 차 개요 각부의명칭 (EasySoC-1M Board layout) 블록도 (EasySoC-1M Block Diagram) 제품의특징 제품의특징 (ALTERA Cyclone II ) 제품의특징 (ARM 926EJ-S) 제품의구성 제품의사양 제품의사양 (EasySoC-1M H/W Specification) 제품의사양 (EasySoC-1M S/W Specification) 설정 I/O핀구성 2

3 개요 EasySoC 는대학에서쉽게 SoC 설계를위하여 및 ARM926 코어를이용하여설계테마를구성하였습니다. 설계를 VHDL/Verilog HDL 로 에서먼저설계한다음동일한설계를 ARM 에서제어할수있도록구현하였습니다. 사용자가 에서로직을구현하기쉬운 EasySoC 개발환경제공합니다. ALTERA Quartus-II 설계환경 1 백만게이트 Altera Cyclone II 및빠른처리속도 Verilog HDL/ VHDL Easy IP v1.0 을그래픽라이브러리화하여시스템구성을쉽게설계가능 예제에서연결하여 IP 의재사용및 AMBA 버스연결에대한이해습득 ARM926EJ Core 를지원합니다. ARM926EJ Core 사용 ARM926( 최대코어속도 266MHz) SoC 프로세서, AHB2.0 Bus 지원, SoC 프로세서, RTOS 탑재가능 AMBA Based IP 개발을위한 Wrapper 및 Register 제공 SoC 하드웨어검증을위해 MULTI-ICE 와 ADS 디버거를사용하여하드웨어살리기 SoC 소프트웨어설계를위한 ADS 펌웨어 / 컴파일러 / 디버거사용 AMBA AHB 버스설계를쉽게하도록 휴인스에서제공한 EasyIP v1.0 을사용하여교육할수있도록하였으며, 다양한설계테마를위한주변장치를지원합니다. 3

4 각부의명칭 (EasySoC-1M Board layout) ARM926EJ-S UART ARM UART JTAG ByteBlaster-II ARM JTAG ARM USB Host ARM USB Device Power S/W 5V DC Adaptor Text-LCD FND Step motor LEDs CIS/DMB 64pin User I/O ARM Ethernet USB Debug PS2 VGA TV In/Out DOT MATRIX SRAM Audio 1M Gates ALTERA Cyclone-II EP2C50FG TFT-LCD 4

5 블록도 (EasySoC-1M Block Diagram) 기초제어 Multi Media Memory AD/DA PC Interface 5

6 제품의특징 모든예제는 /SoC 설계를위한 VHDL/Verilog HDL/C-Language 의세가지요소로구성 사용자가로직을구현하기쉬운 Easy SoC 개발환경제공 ALTERA Quartus II 설계환경 1 백만게이트 Altera Cyclone II 및빠른처리속도 VHDL/Veriolg HDL IP 를그래픽라이브러리화하여시스템구성하여쉽게설계가능 예제에서연결하여 IP 의재사용및 AMBA 버스연결에대한이해습득 ARM926EJ Core 지원 ARM926EJ Core 사용 ARM9, 226MHz 속도 SoC 프로세서, AHB2.0 Bus 지원, SoC 프로세서, RTOS 탑재가능 ARM9 프로세서를위한 Wrapper 및 Register 를제공 SoC 설계검증을위한하드웨어살리기 ( 디버거 / 펌웨어활용 ) 고급설계를위한임베디드리눅스및디바이스드라이버설계활용 다양한주변장치지원 멀티미디어입력멀티미디어출력메모리통신및인터페이스제어및기타 TV Decoder, CIS/DMB Mic In/ Line In TV Encoder VGA/TFT-LCD Speaker SRAM(1MBits) ADC / DAC UART, USB, PS2 IrDA Step Motor Dot Matrix, FND S/W, Text-LCD 6

제품의특징 (ALTERA Cyclone II ) Manufactured on 300-mm wafers using TSMC's 90-nm offer 60 percent higher performance and half the power consumption High-density architecture with 4,608 to 68,416 Les M4K

7 제품의특징 (ALTERA Cyclone II ) Manufactured on 300-mm wafers using TSMC's 90-nm offer 60 percent higher performance and half the power consumption High-density architecture with 4,608 to 68,416 Les M4K embedded memory blocks Up to 1.1 Mbits of RAM available without reducing available logic 4,096 memory bits per block (4,608 bits per block including 512 parity bits) Variable port configurations of 1, 2, 4, 8, 9, 16, 18, 32,and 36 True dual-port (one read and one write, two reads, or two writes) operation for 1, 2, 4, 8, 9, 16, and 18 modes Byte enables for data input masking during writes Up to 260-MHz operation Embedded multipliers Flexible clock management circuitry Hierarchical clock network for up to MHz performance Device configuration Fast serial configuration allows configuration times less than 100 ms 개발환경 : Quartus-II 7.x(windows) Device Logic Element M4K RAM Blocks Total RAM Bits. Embedded 18x18 Multipliers PLLs Max. User I/O Package size Speed EP2C50 50, , FBGA

제품의특징 (ARM 926EJ-S) ARM926EJ-S - fmax 266 MHz, 32 KI - 16 KD cache, 8 KI - KD TCM, ETM9 and JTAG interfaces 8 channels internal DMA high speed accelerator function 112 dedicated general purpose

8 제품의특징 (ARM 926EJ-S) ARM926EJ-S - fmax 266 MHz, 32 KI - 16 KD cache, 8 KI - KD TCM, ETM9 and JTAG interfaces 8 channels internal DMA high speed accelerator function 112 dedicated general purpose I/Os(AMBA) Multilayer AMBA 2.0 compliant Bus with fmax 133 MHz Programmable internal clock generator with enhanced PLL function, specially optimized for E.M.I. Reduction 16 KB single port SRAM embedded Dynamic RAM interface: 16 bit DDR, 32 / 16 bit SDRAM SPI interface connecting serial ROM and Flash devices 2 USB 2.0 Host independent ports with integrated PHYs USB 2.0 Device with integrated PHY Ethernet MAC 10/100 with MII management interface 3 independent UARTs up to 115 Kbps (Software Flow Control mode) I2C Master mode - Fast and Slow speed 6 General Purpose I/Os ADC 8 bits, 230 Ksps, 16 analog input channels Real Time Clock / WatchDog / 4 General Purpose Timers Package: PBGA R (23x23x1.81 mm) 8

9 제품의구성 기본구성 EasySoC 프린터케이블 ByteBlaster-II 5V/4A 아답타 Serial 케이블 RJ-45 (Ethernet 케이블 ) 옵션 CIS-2M Module DMB Module ADS / Multi-ICE 9

10 제품의사양 (EasySoC-1M H/W Specification) Item CPU CPU Clock DDRAM FLASH USB Host USB CLIENT Ethernet UART Audio Codec I2C Speaker Display ARM related Specification ARM926EJ-S / AMBA 2.0 compliant (MAX 133MHz) Core MAX. 266MHz 64MB DDRAM (16BIT, 133) MAX 128MB 16MB (Serial Flash) MAX 64MB Two USB 2.0 Host One USB 2.0 Client Interface One 10M/100Mbps Controller (STE100) Three SPEArHEAD UART / One UART WM8711 stereo codec, Mic port, Headphone port, Speaker Connector I2C Port Connector 1W Speaker 내장 4.3" Color TFT LCD (480x272) 10

11 제품의사양 (EasySoC-1M H/W Specification) Item VGA Debugging Port SRAM Motor KEY PAD,LED DMB/CIS2M AD/DA TV Input Output USER Ext,Con 60PIN (SIDE) Power Cyclone II 100 만게이트 FBGA PORT 16Million Colors related Specification Byteblaster-II / JTAG : 10-Pin JTAG() 20-Pin Header for Multi-ICE(ARM Debugger) USB(PC) to GPIO() Interface 1MB (512KB X 2EA.) STEP Motor SPEArHEAD : 6 GPIO(LED) : 9Push switch, 8LEDs 1 Slot 지상파 DMB (ITU-656 Format) module connector 2M Color CIS Sensor module connector 12-BIT, 20MHZ SAMPLING A/D CONVERTER 12-BIT, 125 MSPS TXDAC D/A CONVERTER TV 신호입력 ITU-656 format Input / Output I/O AC220V(Input) DC5V 4A(Output) Adaptor 11

12 제품의사양 (EasySoC-1M S/W Specification) Item Compiler Specification GNU C Compiler - Linux "C" Compiler ARM ADS/RVDS C Compiler, Debugger, Assembler Multi ICE/RV-ICE ARM Emulator (Option) 12

13 설정 SW18 : ARM DIP S/W (Default : 모두 Down) SW19 : DIP S/W SW20 : (UP) Ext. Connector / (Down :Default) 주변장치전환스위치 13

14 I/O 핀구성 ( 전원 /ARM JTAG, JTAG, ByteBlaster-II) 전원 DC Jack : 5V / 3A 이상아답타연결 전원스위치 : 아래 ON. 위 OFF JTAG 에만다운로드하고전원이꺼지면다운로드이미지가지워진다. Serial-Flash 에쓸때보다속도는빠르다 ByteBlaster-II Serial-Flash 에기록을하는방식으로 Active Serial 모드에서사용한다. 기록된이미지는전원이꺼지더라도지워지지않음 전원을껏다가켜야만다운로드이미지가동작됨 ARM JTAG Multi-ICE 등의 ICE 장비를연결할수있는커넥터 14

15 SRAM pin Number pin Number SRAM_ADDR[0] L19 SRAM_DATA[0] D23 SRAM_ADDR[1] L20 SRAM_DATA[1] D25 SRAM_ADDR[2] L21 SRAM_DATA[2] D26 SRAM_ADDR[3] L24 SRAM_DATA[3] E22 SRAM_ADDR[4] L25 SRAM_DATA[4] E23 SRAM_ADDR[5] M19 SRAM_DATA[5] E24 SRAM_ADDR[6] M20 SRAM_DATA[6] E25 SRAM_ADDR[7] J23 SRAM_DATA[7] E26 SRAM_ADDR[8] J24 SRAM_DATA[8] F23 SRAM_ADDR[9] J25 SRAM_DATA[9] F24 SRAM_ADDR[10] J26 SRAM_DATA[10] F25 SRAM_ADDR[11] K19 SRAM_DATA[11] F26 SRAM_ADDR[12] K21 SRAM_DATA[12] G21 SRAM_ADDR[13] K22 SRAM_DATA[13] G22 SRAM_ADDR[14] K23 SRAM_DATA[14] G23 SRAM_ADDR[15] K24 SRAM_DATA[15] G24 SRAM_ADDR[16] K25 SRAM_DATA[16] G25 SRAM_ADDR[17] K26 SRAM_DATA[17] G26 15

SRAM pin Number pin Number SRAM_ADDR2[0] W23 SRAM_DATA[18] H21 SRAM_ADDR2[1] W24 SRAM_DATA[19] H23 SRAM_ADDR2[2] W25 SRAM_DATA[20] H24 SRAM_ADDR2[3] W26 SRAM_DATA[21] H25 SRAM_ADDR2[4] Y21

16 SRAM pin Number pin Number SRAM_ADDR2[0] W23 SRAM_DATA[18] H21 SRAM_ADDR2[1] W24 SRAM_DATA[19] H23 SRAM_ADDR2[2] W25 SRAM_DATA[20] H24 SRAM_ADDR2[3] W26 SRAM_DATA[21] H25 SRAM_ADDR2[4] Y21 SRAM_DATA[22] H26 SRAM_ADDR2[5] Y22 SRAM_DATA[23] J20 SRAM_ADDR2[6] Y23 SRAM_DATA[24] J21 SRAM_ADDR2[7] Y24 SRAM_DATA[25] M25 SRAM_ADDR2[8] Y25 SRAM_DATA[26] N18 SRAM_ADDR2[9] Y26 SRAM_DATA[27] N20 SRAM_ADDR2[10] AA23 SRAM_DATA[28] N21 SRAM_ADDR2[11] AA24 SRAM_DATA[29] N23 SRAM_ADDR2[12] AA25 SRAM_DATA[30] N24 SRAM_ADDR2[13] AA26 SRAM_DATA[31] P18 SRAM_ADDR2[14] AB23 SRAM_LB1 M22 SRAM_ADDR2[15] AB24 SRAM_LB2 V17 SRAM_ADDR2[16] AB25 SRAM_OE V23 SRAM_ADDR2[17] AB26 SRAM_OE2 U26 SRAM_WE V24 SRAM_UB1 M23 SRAM_WE2 V25 SRAM_UB2 M24 SRAM_CE M21 16

17 USB I/F UD[0] AE9 URD AE7 UD[1] AE10 URXF AE6 UD[2] AE11 UTXE AE5 UD[3] AE12 UWR AE8 UD[4] AE13 UD[5] AF4 UD[6] AF5 UD[7] AF6 17

VGA Out VGA_BUS_DD[0] AD2 VGA_BUS_DD[10] AA3 VGA_BUS_DD[1] AC3 VGA_BUS_DD[11] AA2 VGA_BUS_DD[2] AC2 VGA_BUS_DD[12] AA1 VGA_BUS_DD[3] AC1 VGA_BUS_DD[13] Y5 VGA_BUS_DD[4] AB4 VGA_BUS_DD[14] Y4

18 VGA Out VGA_BUS_DD[0] AD2 VGA_BUS_DD[10] AA3 VGA_BUS_DD[1] AC3 VGA_BUS_DD[11] AA2 VGA_BUS_DD[2] AC2 VGA_BUS_DD[12] AA1 VGA_BUS_DD[3] AC1 VGA_BUS_DD[13] Y5 VGA_BUS_DD[4] AB4 VGA_BUS_DD[14] Y4 VGA_BUS_DD[5] AB3 VGA_BUS_DD[15] Y3 VGA_BUS_DD[6] AB2 VGA_BUS_DD[16] Y2 VGA_BUS_DD[7] AB1 VGA_BUS_DD[17] Y1 VGA_BUS_DD[8] AA5 VGA_BUS_DD[18] W4 VGA_BUS_DD[9] AA4 VGA_BUS_DD[19] W3 VGA_DEN P3 VGA_BUS_DD[20] W2 VGA_FCLK AE2 VGA_BUS_DD[21] W1 VGA_LCLK AE3 VGA_BUS_DD[22] V7 VGA_PCLK U25 VGA_BUS_DD[23] V6 VGA_PWM P4 LLC M3 18

19 TV In/Out CVBS_DD[0] P23 CVBS_HSYNC T23 CVBS_DD[1] P24 CVBS_VSYNC T22 CVBS_DD[2] R19 CVBS_FIELD T25 CVBS_DD[3] R20 CVBS_nRESET T24 CVBS_DD[4] R24 NTVDEC_PDN U24 CVBS_DD[5] R25 PCLK_1 W21 CVBS_DD[6] T19 CVBS_DD[7] T20 19

20 Audio AUDIO_ADCLRCK AUDIO_BCLK AUDIO_DACDAT AUDIO_XCK K2 J8 K1 K3 20

21 LED LED[0] T3 LED[4] U1 LED[1] T6 LED[5] U2 LED[2] T7 LED[6] U3 LED[3] T8 LED[7] U4 21

22 Step Motor MOTOR_A AA10 MOTOR_NA AA11 MOTOR_B AA12 MOTOR_NB AB8 22

23 FND (7 segment) FND_COM[0] AB20 FND_DATA[0] AA14 FND_COM[1] AB21 FND_DATA[1] AA15 FND_COM[2] AC14 FND_DATA[2] AA16 FND_COM[3] AC15 FND_DATA[3] AA17 FND_COM[4] AC17 FND_DATA[4] AA18 FND_COM[5] AC18 FND_DATA[5] AA20 FND_COM[6] AC19 FND_DATA[6] AB15 FND_COM[7] AC20 FND_DATA[7] AB18 23

24 Text-LCD TEXT_LCD_DATA[0] AB10 TEXT_LCD_EN AA9 TEXT_LCD_DATA[1] AB12 TEXT_LCD_LE Y11 TEXT_LCD_DATA[2] AC5 TEXT_LCD_RW Y12 TEXT_LCD_DATA[3] TEXT_LCD_DATA[4] TEXT_LCD_DATA[5] TEXT_LCD_DATA[6] TEXT_LCD_DATA[7] AC6 AC8 AC9 AC10 AC11 24

DOT Matrix Pin Number Pin Number DOT1_COM0 V13 DOT2_COM0 AE15 DOT1_COM1 V14 DOT2_COM1 AE16 DOT1_COM2 W8 DOT2_COM2 AE17 DOT1_COM3 W11 DOT2_COM3 AE18 DOT1_COM4 W12 DOT2_COM4 AE19 DOT1_COM5 W10

25 DOT Matrix Pin Number Pin Number DOT1_COM0 V13 DOT2_COM0 AE15 DOT1_COM1 V14 DOT2_COM1 AE16 DOT1_COM2 W8 DOT2_COM2 AE17 DOT1_COM3 W11 DOT2_COM3 AE18 DOT1_COM4 W12 DOT2_COM4 AE19 DOT1_COM5 W10 DOT2_COM5 AE20 DOT1_COM6 Y10 DOT2_COM6 AE21 DOT1_DATA0 AF7 DOT2_DATA0 AD7 DOT1_DATA1 AF8 DOT2_DATA1 AD8 DOT1_DATA2 AF9 DOT2_DATA2 AD10 DOT1_DATA3 AF10 DOT2_DATA3 AD11 DOT1_DATA4 AF13 DOT2_DATA4 AD12 25

26 Clock EXT_CLOCK0 (CLK1) N1 EXT_CLOCK1 (CLK2) P2 26

27 PS2 PS2_CLK J7 PS2_DAT J6 27

28 User Switch PSW0 AC21 PSW4 AD17 PSW1 AC22 PSW5 AD19 PSW2 AD15 PSW6 AD21 PSW3 AD16 PSW7 AD22 PSW8 AD23 28

29 DIP Switch (SW19) DIP_SW0 R6 DIP_SW2 R8 DIP_SW1 R7 DIP_SW3 T2 29

30 Reset (SW4) _RESET P6 30

31 IrDA IRDA_MODE IRDA_RXD IRDA_TXD J4 J3 J2 31

32 DAC DAC_CLK W16 DAC_D6 H2 DAC_D0 G3 DAC_D7 H1 DAC_D1 G4 DAC_D8 H6 DAC_D2 G5 DAC_D9 J1 DAC_D3 G6 DAC_D10 N9 DAC_D4 H4 DAC_D11 P9 DAC_D5 H3 32

33 ADC ADC_D0 N25 ADC_CLK W17 ADC_D1 N26 ADC_MODE_SEL K6 ADC_D2 P25 ADC_MSBI K5 ADC_D3 P26 ADC_OE K4 ADC_D4 B13 ADC_OVR L2 ADC_D5 A13 QPD K8 ADC_D6 C13 STPD K7 ADC_D7 ADC_D8 ADC_D9 ADC_D10 ADC_D11 D13 AE14 AF14 AD13 AC13 33

34 TFT-LCD REDDATA[2] AC23 BLUEDATA[2] AF21 REDDATA[3] AC24 BLUEDATA[3] AF22 REDDATA[4] AC25 BLUEDATA[4] AF23 REDDATA[5] AC26 BLUEDATA[5] AD4 REDDATA[6] AD24 BLUEDATA[6] AD5 REDDATA[7] AD25 BLUEDATA[7] AD6 GREENDATA[2] AE22 LCD_BKL_ON M2 GREENDATA[3] AE23 LCD_CLK L6 GREENDATA[4] AF17 LCD_HSYNC L3 GREENDATA[5] AF18 LCD_VSYNC L7 GREENDATA[6] GREENDATA[7] AF19 AF20 34

35 TFT-LCD Touch screen SSPRXD U20 TSMX Y16 SSPSCLK Y13 TSMY U22 SSPSFRM AA13 TSPX Y15 SSPTXD Y14 TSPY U23 NPIRQ U21 35

36 CIS/DMB PD[0] U5 DAC_BCLK R3 PD[1] U6 DAC_DATA R4 PD[2] U7 RESETB R5 PD[3] V1 DAC_MCLK G1 PD[4] V2 PCLK V26 PD[5] V3 DAC_LRCK G2 PD[6] V4 PD[7] V5 36

5" TFT- LCD 및감압터치지원 : 800x480 USB Host 2.0, USB OTG 2.0, GPS, Wireless LAN, Ethernet 10/100Mbps 통신지원 300 만화소 CMOS Image Sensor 고해상도카메라모듈내장 전원은베이스보드에서공

5 TFT- LCD 및감압터치지원 : 800x480 USB Host 2.0, USB OTG 2.0, GPS, Wireless LAN, Ethernet 10/100Mbps 통신지원 300 만화소 CMOS Image Sensor 고해상도카메라모듈내장 전원은베이스보드에서공 CT210-FPGA Platform-ARM Developer Kit 규격서 1. 특징 CT210 FPGA 플랫폼은 Samsung 의 32bit Application Processor 인 S5PV210 을기반을설계된안드로이드 / 임베디드 FPGA 플랫폼입니다. CT210 FPGA 플랫폼은삼성 PV210 기반의임베디드시스템에서 FPGA 를연결하여사용할수있도록하였습니다.