ๆญฏChap1-Chap2.PDF
|
|
- ์ธ๋ ๋ชจ
- 6 years ago
- Views:
Transcription
1
2 ASIC Chip Chip Chip Proto-Type Chip
3 ASIC Design Flow(Front-End) ASIC VHDL Coding VHDL Simulation Schematic Entry Synthesis Test Vector Gen Test Vector Gen Pre-Simulation Pre-Simulation Timing Verify Timing Verify Fault Simulation Fault Simulation Verified Netlist
4 ASIC Design Flow(Back-End) Verified Netlist P&R Seed File P&R Cap Net Extract Post-Simulation Merge Phantom DRC, LVS GDS File
5 1 #include <stdioh> main( ) { int input,ouput; output=!input; } V out V inv V in (a) C (b) (c) (d) (e) (f)
6 2 main( ) { c=a+b; } C (RT)
7 1) 2) RTL 3) GATE HDL RTL HDL / HDL GATE (Front end) (Back end) 4) Backannotation (P&R) FPLD
8 VHSIC Workshop(Woods Hole, Massachusetts) VHDL Intermetrics, IBM, Texas Instruments (HDL) VHDL Version IEEE Computer Society VHDL Analysis & Standardization Group (VASG) VHDL Intermetrics IEEE VHDL IEEE Std VASG VHDL IEEE VHDL IEEE Std
9 VHDL (Computer Language ), Alphabet, (Comment) --, ( -- ) Line Line ; ; Space( ) Tab, ( : ; :, + ) Data Type User Data Type Synthesizable Coding VHDL Simulation Synthesizable Coding RTL Coding Verilog HDL
10 VHDL (Design Unit) (Design Library) (Package Declaration) / (Package Body) (Entity Declaration), (Architecture Body) (Configuration Declaration)
11 (Design Unit) (Primary Unit) Package Delcaration (Secondary Unit) Package Body Entity Declaration Architecture Body / Configuration Declaration
12 (Design Library) - Working Library : - Resource Library : (Use ) - STDSTANDARD default - STD library : VHDL standard library (STANDARD, TEXTIO) - IEEE library : IEEE standard library ( std_logic_1164, std_logic_arith) - ASIC vendor library : logic gate entity, architecture body - User-defined library : package, entity, architecture body, configuration - WORK library : directory VHDL - LIBRARY library_name ; - (Use Clause) USE library_namepackage_namedeclaration_name ; USE library_namepackage_nameall ; - / (Binding Indication) USE ENTITY library_nameentity_name(architecture_body_name) ; USE CONFIGURATION library_nameconfiguration_name ;
13 (Package Declaration & Package Body) (Package Declaration) - / / - USE (Package Body) - (Deferred constant) Package STD (VHDL ) STANDARD; TEXTIO - IEEE : STD_LOGIC_1164 : STD_LOGIC_ARITH; STD_LOGIC_UNSIGNED Microwave : WAVES_1164_DECLARATIONS; WAVES_INTERFACE; WAVES_1164_FRAMES; WAVES_1164_UTILITIE; WAVES_OBJECTS VITAL (ASIC ) : VITAL_timing; VITAL_Primitives
14 Entity Component,, Type Architecture Data Signal, Data Type Entity COMP is port( a, b: in bit; c: out bit ); end COMP; Port : Entity Design Block in, out, inout, buffer, linkage In : Input Out : Output Read( ) Inout: Bidirection ( ) Buffer: Out Read ( ) linkage:
15 (Mode) IN OUT INOUT : : : BUFFER :, LINKAGE : VHDL
16 Architecture Body( ) Architecture Entity Port Entity Architecture (1) Behavioral Style Architecture : Function Process if, for, case Design, Sequential Logic Architecture BEHAVE of COMP is begin process(a, b) begin if (a = b) then c <= 1 ; else c <= 0 ; end if ; end process ; end BEHAVE; (2) Dataflow Style Architecture : RTL(Register Transfer Level) Design
17 Architecture RTL of COMP is begin c <= not (a xor b); end RTL; (3) Structural Style Architecture Netlist Block Component Top Level Architecture STRUCTURE of COMP is signal I : bit ; component XOR2 port (x, y : in bit; z : out bit); end component; component INV port(x : in bit; z : out bit); end component; begin u0 : XOR2 port map (x => a, y => b, z => I); u1 : INV port map (x => I, z => c); end;
18 Configuration Declaration VHDL File Design Unit( Design Block) Top level Configuration Entity Architecture Component Entity, Architecture Simulator Link Test Bench Coding Architecture arch_add of adder is signal a, b, p : bit ; for u0 : and2 use entity workand(comp) ; begin u0: and2 port map(a, b, p) ;
19 Reserved Word abs access after alias all allow and architecture array assert attribute begin block body buffer bus case component configuration constant disconnect downto element else elsif end entity exit file for function generate generic group guarded if impure in initial inout is label library linkage literal loop map mod nand new next nor not null of on open or others out package port postponed private procedure process pure range record register reject rem report return rol ror select severity signal shared sla sll sra srl subtype then to transport type unaffected units until use variable wait when while with xnor xor
20
21 Figure 1-1 : Example of a symbol used in a schematic (2-input, 2-output)
22 Figure 1-2 : Example of a schematic for an RSFF
23 Symbol vs Entities Entity rsff IS PORT ( set, reset : IN BIT; q, qb: INOUT BIT); END rsff; Schematic vs Architectures (Structural Model) ARCHITECTURE netlist OF rsff IS COMPONENT nand2 PORT ( a, b : IN BIT; c : OUT BIT); END COMPONENT; BEGIN U1 : nand2 PORT MAP (set, qb, q); U2 : nand2 PORT MAP (reset, q, qb); END netlist;
24 Behavioral Descriptions (Execute parallel(concurrently, not serially) ARCHITECTURE behave OF rsff IS BEGIN q <= NOT(qb AND set) AFTER 2 ns; qb <= NOT(q AND reset) AFTER 2 ns; END behave;
25 Sequential Behavior ARCHITECTURE sequential OF rsff IS BEGIN PROCESS (set, reset) BEGIN IF set = 1 AND reset = 0 THEN q <= 0 AFTER 2 ns; qb <= 1 AFTER 4 ns; ELSIF set = 0 AND reset = 1 THEN q <= 1 AFTER 4 ns; qb <= 0 AFTER 2 ns; ELSIF set = 0 AND reset = 0 THEN q <= 1 AFTER 2 ns; qb <= 1 AFTER 2 ns; END IF; END PROCESS; END sequential;
26 Configuration Statement (Architecture to use in a given simulation You can create simulatable model) CONFIGURATION rsffcon1 OF rsff IS FOR netlist FOR U1, U2 : nand2 USE ENTITY WORKmynand(version1); END FOR; END FOR; END rsscon1; WORK: library name mynand: entity version1: architecture
27 4 Behavioral Modeling o Most basic form of behavioral modeling in VHDL is signal assignment statement a <= b; a <= b after 10ns; o AND gate modeling ENTITY and2 IS PORT ( a, b : IN BIT; c : OUT BIT); END and2; ARCHITECTURE and2_behav OF and2 IS BEGIN c <= a AND b AFTER 5 ns; END and2_behav;
28 o Four-input Multiplexer modeling LIBRARY IEEE; USE IEEEstd_logic_1164ALL; ENTITY mux4 IS PORT ( i0, i1, i2, i3, a, b : IN std_logic; q : OUT std_logic); END mux4; ARCHITECTURE mux4 OF mux4 IS SIGNAL sel : INTEGER; BEGIN WITH sel SELECT q <= i0 AFTER 10 ns WHEN 0, i1 AFTER 10 ns WHEN 1, i2 AFTER 10 ns WHEN 2, i3 AFTER 10 ns WHEN 3, X AFTER 10 ns WHEN OTHERS; sel <= 0 WHEN a = 0 AND b = 0 ELSE 1 WHEN a = 1 AND b = 0 ELSE 2 WHEN a = 0 AND b = 1 ELSE 3 WHEN a = 1 AND b = 1 ELSE 4 ; END mux4;
29
30 Transport Versus Inertial Delay o Inertial Delay( )
31 LIBRARY IEEE; USE IEEEstd_logic_1164ALL; ENTITY buf IS PORT (a : IN std_logic; b : OUT std_logic); END buf; ARCHITECTURE buf OF buf IS BEGIN b <= a AFTER 20 ns; END buf;
32 o Transport Delay
33 LIBRARY IEEE; USE IEEEstd_logic_1164ALL; ENTITY delay_line IS PORT (a : IN std_logic; b : OUT std_logic); END delay_line; ARCHITECTURE delay_line OF delay_line IS BEGIN b <= TRANSPORT a AFTER 20 ns; END delay_line ;
34 Simulation Deltas Delta Delay - Event B <= A; C<= B; D <= C; t t t T n t
35
36 ENTITY reg IS PORT (a, clock : IN std_logic; d : OUT std_logic); END reg; ARCHITECTURE test OF reg IS SIGNAL b, c : BIT BEGIN b <= NOT(a); c <= NOT(clock AND b); d <= c AND b; END test ;
37 Drivers ARCHITECTURE test OF test IS BEGIN a <= b AFTER 10ns; a <= c AFTER 10ns; END test ; o Bad Multiple Driver Model USE WORKstd_logic_1164ALL; ENTITY mux IS PORT (i0, i1, i2, i3, a, b : IN std_logic; q : OUT std_logic); END mux; ARCHITECTURE bad OF mux IS BEGIN q <= i0 WHEN a = 0 AND b = 0 ELSE 0 ; q <= i1 WHEN a = 1 AND b = 0 ELSE 0 ; q <= i2 WHEN a = 0 AND b = 1 ELSE 0 ; q <= i3 WHEN a = 1 AND b = 1 ELSE 0 ; END bad ;
38 ARCHITECTURE better OF mux IS BEGIN q <= i0 WHEN a = 0 AND b = 0 ELSE i1 WHEN a = 1 AND b = 0 ELSE i2 WHEN a = 0 AND b = 1 ELSE i3 WHEN a = 1 AND b = 1 ELSE X ; END better;
39 Generics Entity Architecture ENTITY sample IS GENERIC(width : INTEGER := 8; bit_size : INTEGER); PORT(di : IN BIT_VECTOR(width 1 DOWNTO 0); do : OUT BIT_VECTOR(bit_size 1 DOWNTO 0); END sample; width INTGER 8 bit_size Parameter
40 Block Statement (Block Statement) (Guarded Signal) (BLOCK ) / (Guarded Signal) GUARD Register Bus blk : BLOCK (clk = 1 ) -- guarded condition BEGIN s1 <= GUARDED d WHEN enable=1 ELSE 0 ; -- Guarded Signal Assignment END BLOCK;
41
42 VHDL Synthesis Synthesis VHDL, Synthesis VHDL Critical Path, Gate Count Simulation VHDL Source Code Synthesis RTL Code Synthesis Synthesis VHDL Top-Down Test Bench Synthesis Simulation Tool Synthesis, Tool Testable Design Toggle Rate Fault Simulation Synthesis Synthesis
43 VHDL Coding Synthesis D Flip Flop Entity D_FF is port (b, c : in bit; qout : out bit; end D_FF; architecture arch_d_ff of D_FF is begin process begin wait until clk event and clk = 1 ; qout <= b ; end process ; end arch_d_ff ; b c D clk Q qout
44 Latch Entity Latch is port (b, c : in bit; and_out : out bit); end Latch; architecture arch_latch of Latch is begin process(b, c) begin if (c = 1 ) then and_out <= b ; end if; end process; end arch_latch; b c D Enable Q And_out
45 Signal Variable - Simulation Signal Update Delta Time Variable - Variable Simulation Glitch - Variable Simulation VHDL Coding - buffer - if Synthesis if - Latch Synthesis if, case Coding - Reset if Clock - Reset if Clock
๋์งํธ๊ณตํ 5ํ 7-8์ฅ
Flip-Flops c h a p t e r 07 7.1 7.2 7.3 7.4 7.5 7.6 7.7 7.8 7.9 7.10 7.11 292 flip flop Q Q Q 1 Q 0 set ON preset Q 0 Q 1 resetoff clear Q Q 1 2 SET RESET SET RESET 7 1 crossednand SET RESET SET RESET
MAX+plus II Getting Started - ๋ฌด์์ ๋ฐ๋ผํ๊ธฐ
๋ฌด์์ ๋ฐ๋ผํ๊ธฐ 2001 10 4 / Version 20-2 0 MAX+plus II Digital, Schematic Capture MAX+plus II, IC, CPLD FPGA (Logic) ALTERA PLD FLEX10K Series EPF10K10QC208-4 MAX+plus II Project, Schematic, Design Compilation,
Microsoft PowerPoint - VHDL01_chapter1.ppt [ํธํ ๋ชจ๋]
VHDL ํ๋ก๊ทธ๋๋ฐ 1. ๋ฌธ๋ฒ๊ธฐ์ด - ๊ฐ๋จํ์กฐํฉํ๋ก๋ฐ๋ฌธ๋ฒ ํ์ต๋ชฉํ VHDL ๊ธฐ์ ๊ณผ์ํํธ์จ์ด์์ฐจ์ดํ์
Signal assignment ์์๋ฏธํ์
Architecture body ์๊ฐ๋
ํ์
Entity declaration ์๊ฐ๋
ํ์
Process ๋ฌธ์์ฌ์ฉ๋ฒ Variable ๊ณผ signal ์์ฐจ์ดํ์
Library, Use, Package ์์ฌ์ฉ๋ฒ 2/53 ๊ฐ๋จํ๋
ผ๋ฆฌํ๋ก์์
Microsoft PowerPoint - hw4.ppt [ํธํ ๋ชจ๋]
4.1 initial ๊ณผ always Chapter 4 Verilog์ํน์ง ๋ณดํต์ programming์ธ์ด์๊ฐ์ procedural statement์์ ๊ณต ์ถ์์ ์ธ behavioral model ๊ธฐ์ ์์ฌ์ฉ ์์ฐจ์ ์ผ๋ก์ํํ๋๋ณดํต์ programming ์ธ์ด์๋๋ค๋ฅด๊ฒ๋ณ๋ ฌ์ ์ผ๋ก์ํํ๋์ธ์ด์ module Behavioral Model ๋
ผ๋ฆฌ์ค๊ณ ๋ณ๋ ฌ์ํ module
Orcad Capture 9.x
OrCAD Capture Workbook (Ver 10.xx) 0 Capture 1 2 3 Capture for window 4.opj ( OrCAD Project file) Design file Programe link file..dsn (OrCAD Design file) Design file..olb (OrCAD Library file) file..upd
Libero Overview and Design Flow
Libero Overview and Design Flow Libero Integrated Orchestra Actel Macro Builder VDHL& VeriogHDL Editor ViewDraw Schematic Entry Synplicify for HDL Synthesis Synapticad Test Bench Generator ModelSim
Microsoft Word - logic2005.doc
์ 7 ์ฅ Flip-Flops and Registers ์คํ์๋ชฉํ - S-R Latch ์๋์์์ดํดํ๋๋กํ๋ค. - Latch ์ Flip-flop ์์ฐจ์ด๋ฅผ์ดํดํ๋ค. - D-FF ๊ณผ JK-FF ์๋์์๋ฆฌ๋ฅผ์ดํดํ๋ค. - Shift-register MSI ์๋์์์ตํ๋๋กํ๋ค. - Timing ์๋ฎฌ๋ ์ด์
๋ฐฉ๋ฒ์๋ํ์ฌ์ต๋ํ๋ค. ์คํ๋์์๋ฃ 1. Universal Shift
ยบรยทรB
B B.1 B.2 B.3 B.4 B.5 B.1 2 (Boolean algebra). 1854 An Investigation of the Laws of Thought on Which to Found the Mathematical Theories of Logic and Probabilities George Boole. 1938 MIT Claude Sannon [SHAN38].
Microsoft PowerPoint - VHDL08.ppt [ํธํ ๋ชจ๋]
VHDL ํ๋ก๊ทธ๋๋ฐ 8. ์กฐํฉ๋
ผ๋ฆฌํ๋ก์ค๊ณ ํ๋์ผ ํ์ต๋ชฉํ ํ
์คํธ๋ฒค์น์์ฉ๋๋ฅผ์๊ณ ์์ฑํ ์์๋ค. ๊ฐ๋จํ์กฐํฉ๋
ผ๋ฆฌํ๋ก๋ฅผ์ค๊ณํ ์์๋ค. ํ๋์๋ก์งํ๋ก์๋ํด์๋ค์ํ์ค๊ณ๋ฐฉ์์๊ตฌ์ฌํ ์์๋ค. ์ ๋ค๋ฆญ์ํ์ฉํ ์์๋ค. ๋ก์ง์ค๊ณ๋ฅผ์ํ์ฌ์์์ดํดํ ์์๋ค. ์ฃผ์ด์ง๋ฌธ์ ๋ฅผํ๋์จ์ด์ค๊ณ๋ฌธ์ ๋ก๋ณํํ ์์๋ค. ์ค๊ณ๋์ฝ๋๋ฅผํ
์คํธ๋ฒค์น๋ฅผ์ด์ฉํ์ฌ๊ฒ์ฆํ ์์๋ค. 2/37 ํ
์คํธ๋ฒค์น (test bench) ํ
์คํธ๋ฒค์น
PowerPoint ํ๋ ์ ํ ์ด์
@ Lesson 2... ( ). ( ). @ vs. logic data method variable behavior attribute method field Flow (Type), ( ) member @ () : C program Method A ( ) Method B ( ) Method C () program : Java, C++, C# data @ Program
๋์งํธ ASIC ์ค๊ณ (1์ฃผ์ฐจ) MAXPLUS II ์๊ฐ ๋ฐ ์ฌ์ฉ๋ฒ
๋์งํธ ASIC ์ค๊ณ (1 ์ฃผ์ฐจ ) MAXPLUS II ์๊ฐ๋ฐ์ฌ์ฉ๋ฒ ์ ํฅ๋ํ์ ์ํต์ ๊ณผ๊น์ ํ jhkim@shc.ac.kr ์ฐจ๋ก 1. Why Digital 2. Combinational logic ( ์กฐํฉํ๋ก ) ์๊ฐ 3. Sequential logic ( ์์ฐจํ๋ก ) ์๊ฐ 4. MAX+PLUSII ์๊ฐ 5. MAX+PLUSII Tools ์ค๊ณํ๊ฒฝ 6. ์์ ์๊ฐ
Microsoft PowerPoint - VHDL02_full.ppt [ํธํ ๋ชจ๋]
VHDL ํ๋ก๊ทธ๋๋ฐ 2. VHDL ์ธ์ด์ฌ์ฉํด๋ณด๊ธฐ ํ๋์ผ ํ์ต๋ชฉํ ๊ธฐ์กดํ๋ก๊ทธ๋๋ฐ์ธ์ด์๊ฐ๋จํ์๋ฅผ๋ค๋ฃฌ๋ค. VHDL ์ธ์ด์๊ฐ๋จํ์๋ฅผ๋ค๋ฃฌ๋ค. ๊ฐ์ธ์ด์์ค์ ์ ์ธ์ฌ์ฉ์๋ฅผํ์
ํ๋ค. ๊ธฐ์กดํ๋ก๊ทธ๋๋ฐ์ธ์ด์๋น๊ต๋๋ VHDL์ธ์ด์์ฐจ์ด์ ์์ดํดํ๋ค. ์ํฐํฐ์ ์ธ์์๋ฏธ๋ฅผํ์
ํ๋ค. ์ํคํ
์ฒ์ ์ธ์์๋ฏธ๋ฅผํ์
ํ๋ค. VHDL ์ธ์ด์๋ฌธ์ฅ๊ตฌ์กฐ๋ฅผ๋์์ตํ๋ค. ๋์งํธ๋ก์ง๊ณผ์ด์ VHDL ํํ๊ณผ์ ์์ดํดํ๋ค. 2/23
Microsoft Word - ์ 6์ฅ Beyond Simple Logic Gate.doc
์ 6 ์ฅ Beyond Simple Logic Gate ์คํ์๋ชฉํ - MUX, DEMUX์๋์์์ดํดํ๋๋กํ๋ค. - encoder ์ decoder ์์๋ฆฌ๋ฅผ์ตํ๊ณ MUX, DEMUX ์๋น๊ต๋ฅผํด๋ณธ๋ค. - MUX ๋ฅผ์ด์ฉํ์ฌ์กฐํฉํ๋ก๋ฅผ์ค๊ณํด๋ณธ๋ค. - tri-state gate ์ open-collector gate ์ํน์ฑ์๋ํ์ฌ์์๋ณธ๋ค. ์๋ชป๋์ฌ์ฉ๋ฒ์๋ํ์ฌ์ด๋ค๊ฒฐ๊ณผ๊ฐ๋ฐ์ํ๋์งํ์ธํด๋ณธ๋ค.
PowerPoint ํ๋ ์ ํ ์ด์
Verilog: Finite State Machines CSED311 Lab03 Joonsung Kim, joonsung90@postech.ac.kr Finite State Machines Digital system design ์๊ฐ์๋ฐฐ์ด๊ฒ๊ณผ๊ฐ์ต๋๋ค. Moore / Mealy machines Verilog ๋ฅผ์ด์ฉํด์์ด๋ป๊ฒ๊ตฌํํ ๊น? 2 Finite State
example code are examined in this stage The low pressure pressurizer reactor trip module of the Plant Protection System was programmed as subject for
2003 Development of the Software Generation Method using Model Driven Software Engineering Tool,,,,, Hoon-Seon Chang, Jae-Cheon Jung, Jae-Hack Kim Hee-Hwan Han, Do-Yeon Kim, Young-Woo Chang Wang Sik, Moon
VHDL ๊ธฐ์ด VHDL ๋์๊ณต๊ณผ๋ํ์ ๋ณดํต์ ๋ฏธ๋์ด๊ณ์ด์ด๋ฌด์
๊ธฐ์ด ๋์๊ณต๊ณผ๋ํ์ ๋ณดํต์ ๋ฏธ๋์ด๊ณ์ด์ด๋ฌด์ 2! ๋ด๋น : ์ด๋ฌด์, ๋ณธ๊ด 325 ํธ, mylee@doowon.ac.kr! ๊ฐ์๊ต์ฌ! 3 ์ : ๊ธฐ์กด๊ต์ฌ๋ณต์ต ( ๊ธฐ์ด์์์ฉ, ํ๋ฆ๊ณผํ์ถํ์ฌ, ์ด๋์์ธ 3 ๋ช
๊ณต์ )! 4 ์์ดํ : ์ถํ๊ณต์ง! ์ค์ต๋๊ตฌ! ํ๋ฐฑ์ ์ HBE-DTK-240! www.hanback.co.kr ( ๋์งํธ -FPGA) ์๋ฃ์ฐธ๊ณ ํ ๊ฒ์.! ์ฒ์๊ณต๋๋ฅ์ฅ์ด๊ต์๋์จ๋ผ์ธ์ปจํ
์ธ
4 CD Construct Special Model VI 2 nd Order Model VI 2 Note: Hands-on 1, 2 RC 1 RLC mass-spring-damper 2 2 ฮถ ฯ n (rad/sec) 2 ( ฮถ < 1), 1 (ฮถ = 1), ( ) 1
: LabVIEW Control Design, Simulation, & System Identification LabVIEW Control Design Toolkit, Simulation Module, System Identification Toolkit 2 (RLC Spring-Mass-Damper) Control Design toolkit LabVIEW
์ผ์ฑ๊ธฐ์ดVHDL์ค์ต.PDF
VHDL Simulation Synthesis - Synopsys Tool - System ASIC Design Lab : jcho@asiclabinchonackr -I - : -Bit Full Adder Simulation Synopsys Simulation Simulation Tool -2 : -Bit Full Adder Synthesis Synopsys
Microsoft PowerPoint - VHDL12_full.ppt [ํธํ ๋ชจ๋]
VHDL ํ๋ก๊ทธ๋๋ฐ 12. ๋ฉ๋ชจ๋ฆฌ์ธํฐํ์ด์คํ๋ก์ค๊ณ ํ๋์ผ ํ์ต๋ชฉํ ROM ์๊ตฌ์กฐ๋ฅผ์ดํดํ๊ณ VHDL ๋ก๊ตฌํํ ์์๋ค. ์ฐ์ฐ์์๊ตฌํ์์ํด์ ROM ์ํ์ฉํ ์์๋ค. RAM ์๊ตฌ์กฐ๋ฅผ์ดํดํ๊ณ VHDL ๋ก๊ตฌํํ ์์๋ค. FIFO, STACK ๋ฑ์์ฉ๋๋ก RAM ์ํ์ฉํ ์์๋ค. ASIC, FPGA ์
์ฒด์์์ ๊ณตํ๋๋ฉ๊ฐ์
์์ด์ฉํ์ฌ์ํ๋์คํ์๋ฉ๋ชจ๋ฆฌ๋ฅผ์์ฑํ ์์๋ค. SDRAM ์๊ตฌ์กฐ๋ฅผ์ดํดํ๋ค.
์ฌ๋ผ์ด๋ 1
/ ์ ๋์ค์์คํ
๊ฐ์ / ํ์ผ / ํ๋ก์ธ์ค 01 File Descriptor file file descriptor file type unix ์์์ํ์ผ์๋จ์ง๋ฐ์ดํธ๋ค์๋์ด์ operating system ์ํ์ผ์์ด๋คํฌ๋งท๋๋ถ๊ณผํ์ง์์ ํ์ผ์๋ด์ฉ์๋ฐ์ดํธ๋จ์๋ก์ฃผ์๋ฅผ์ค์์์ file descriptor ๋ 0 ์ด๋์์์ file ์ open ์ด๋ creat ๋ก file
MPLAB C18 C
MPLAB C18 C MPLAB C18 MPLAB C18 C MPLAB C18 C #define START, c:\mcc18 errorlevel{0 1} char isascii(char ch); list[list_optioin,list_option] OK, Cancel , MPLAB IDE User s Guide MPLAB C18 C
Mentor_PCB์ค๊ณ์ ๋ฌธ
Mentor MCM, PCB 1999, 03, 13 (daedoo@eeinfokaistackr), (kkuumm00@orgionet) KAIST EE Terahertz Media & System Laboratory MCM, PCB (mentor) : da & Summary librarian jakup & package jakup & layout jakup &
DE1-SoC Board
์ค์ต 1 ๊ฐ๋ฐํ๊ฒฝ DE1-SoC Board Design Tools - Installation Download & Install Quartus Prime Lite Edition http://www.altera.com/ Quartus Prime (includes Nios II EDS) Nios II Embedded Design Suite (EDS) is automatically
10์ฃผ์ฐจ.key
10, Process synchronization (concurrently) ( ) => critical section ( ) / =>, A, B / Race condition int counter; Process A { counter++; } Process B { counter ;.. } counter++ register1 = counter register1
13์ฃผ-14์ฃผproc.PDF
12 : Pro*C/C++ 1 2 Embeded SQL 3 PRO *C 31 C/C++ PRO *C NOT! NOT AND && AND OR OR EQUAL == = SQL,,, Embeded SQL SQL 32 Pro*C C SQL Pro*C C, C Pro*C, C C 321, C char : char[n] : n int, short, long : float
(Asynchronous Mode) ( 1, 5~8, 1~2) & (Parity) 1 ; * S erial Port (BIOS INT 14H) - 1 -
(Asynchronous Mode) - - - ( 1, 5~8, 1~2) & (Parity) 1 ; * S erial Port (BIOS INT 14H) - 1 - UART (Univ ers al As y nchronous Receiver / T rans mitter) 8250A 8250A { COM1(3F8H). - Line Control Register
T100MD+
User s Manual 100% ) ( x b a a + 1 RX+ TX+ DTR GND TX+ RX+ DTR GND RX+ TX+ DTR GND DSR RX+ TX+ DTR GND DSR [ DCE TYPE ] [ DCE TYPE ] RS232 Format Baud 1 T100MD+
C++-ยฟรยบยฎรรยผยณ10รรฅ
C C++. (preprocessor directives), C C++ C/C++... C++, C. C++ C. C C++. C,, C++, C++., C++.,.. #define #elif #else #error #if #itdef #ifndef #include #line #pragma #undef #.,.,. #include #include
Microsoft PowerPoint - VHDL06.ppt [ํธํ ๋ชจ๋]
VHDL ํ๋ก๊ทธ๋๋ฐ 6. ๋ถํ๋ก๊ทธ๋จ๊ณผํจํค์ง ํ๋์ผ ํ์ต๋ชฉํ ๋ถํ๋ก๊ทธ๋จ์์ข
๋ฅ์์ฐจ์ด์ ๊ณผํ์ฉ๋ฐฉ๋ฒ์๋ํด์๋ฐฐ์ด๋ค. ํจ์๋ฅผ์ ์ํ๊ณ ํธ์ถํ๋๋ฐฉ๋ฒ์๋ฐฐ์ด๋ค. ํ๋ก์์ ๋ฅผ์ ์ํ๊ณ ํธ์ถํ๋๋ฐฉ๋ฒ์๋ฐฐ์ด๋ค. ๋ถํ๋ก๊ทธ๋จ์ค๋ฒ๋ก๋ฉ์๊ฐ๋
์์ดํดํ๋ค. ํจํค์ง์์ฌ์ฉ๋ชฉ์ ์๋ฐฐ์ด๋ค. ์ค๊ณํ์ผ, ์ค๊ณ๋จ์, ์ค๊ณ๋ผ์ด๋ธ๋ฌ๋ฆฌ์๊ฐ๋
์์ดํดํ๋ค. VHDL ์๋ผ์ด๋ธ๋ฌ๋ฆฌ๊ตฌ์กฐ๋ฅผ์ดํดํ๋ค. 2/39 ๋ถํ๋ก๊ทธ๋จ (subprogram)
1
WebPACK ISE5.1i Manual Insight Korea Xilinx FAE Team 2003. 3. 10 WebPACK ISE 5.1i( ์ดํ WebPACK ) ์ Xilinx FPGA ๋ CPLD ๋ฅผ์ฝ๊ฒ๋์์ธํ ์์๊ฒ ํ๋ Free Design Software ๋ก์ Design Entry, Synthesis, ๊ทธ๋ฆฌ๊ณ Verification, Simulation
. ๊ณ ์ฑ๋ฅ๋ง์ดํฌ๋กํ๋ก์ธ์ LU ์๋ ์ง์คํฐ ํ์ผ์๊ตฌ์กฐ (2.). ์ง์ ๋์งํธ์ฃผํ์ํฉ์ฑ๊ธฐ (FS) ์๊ตฌ์กฐ 3. ๊ณ ์ฑ๋ฅ๋ง์ดํฌ๋กํ๋ก์ธ์๋ถ๋์์์ ์ฐ์ฐ๊ธฐ (Floating-Point Unit) ๊ตฌ์กฐ (2) (2.) (2.) 2. ์ํธํ๋ฅผ์ํ VLSI ๊ตฌ์กฐ์์ค๊ณ์๊ฐ์ (2.) ๋ค์์ฐธ
์ด๋น๋์ค๊ต์ฌ๋์ ๋ณดํต์ ๋ถ์ 999๋
๋์ ๋ณดํต์ ํ์ ์งํฅ์ง์์ฌ์
์์ํ์ฌ์ง์๋์ด์ฐ์ธ๋ํ๊ต์ ๊ธฐ์ ์๊ณตํ๊ณผ์ด์ฉ์๊ต์์ฐ๊ตฌ์ค์์์ ์๋์์ต๋๋ค ๊ณ ์ฑ๋ฅ๋ง์ดํฌ๋กํ๋ก์ธ์ LU ( rithmetic Logic Unit) ์ Register File์๊ตฌ์กฐ 2. ์ฐ์ธ๋ํ๊ต์ ๊ธฐ์ ์๊ณตํ๊ณผ์ด์ฉ์๊ต์ Homepage: http://mpu.yonsei.ac.kr E-mail: yonglee@yonsei.ac.kr
ๆญฏ02-BooleanFunction.PDF
2Boolean Algebra and Logic Gates 2.1 2.2 2.3 2.4 2.5 2.6 2.7 2.8 IC Chapter 2 Boolean Algebra & Logic Gates 1 Boolean Algebra 1854 George Boole Chapter 2 Boolean Algebra & Logic Gates 2 Duality Principle
VOL.76.2008/2 Technical SmartPlant Materials - Document Management SmartPlant Materials์์ ๊ธฐ๋ณธ์ ์ธ Document๋ฅผ ๊ด๋ฆฌํ๊ณ ์ ํ ๋ ํ์ํ ์ธํ , ํ์ผ ์ ๋ก๋ ๋ฐฉ๋ฒ ๊ทธ๋ฆฌ๊ณ Path Type์ธ Ph
์ธํฐ๊ทธ๋ํ์ฝ๋ฆฌ์(์ฃผ)๋ด์ค๋ ํฐ ํต๊ถ ์ 76ํ ๋น๋งคํ News Letters Information Systems for the plant Lifecycle Proccess Power & Marine Intergraph 2008 Contents Intergraph 2008 SmartPlant Materials Customer Status ์ธํฐ๊ทธ๋ํ(์ฃผ) ํํธ๋์ฌ
Microsoft PowerPoint - ICCAD_Digital_lec02.ppt [ํธํ ๋ชจ๋]
IC-CAD CAD ์คํ Lecture 2 ์ฅ์ฌ์ ์ฃผ๋ฌธํ๋ฐ๋์ฒด (ASIC * ) ์ค๊ณํ๋ฆ๋๊ฐ์ Lecture 1 REVIEW ASIC Spec. Front-end design Logic design Logic synthesis Behavioral-level design Structural-level design Schematic editor *Analog ํ๋ก์ค๊ณ์
(2) : :, ฮฑ. ฮฑ (3)., (3). ฮฑ ฮฑ (4) (4). (3). (1) (2) Antoine. (5) (6) 80, ฮฑ =181.08kPa, =47.38kPa.. Figure 1.
Continuous Distillation Column Design Jungho Cho Department of chemical engineering, Dongyang university 1. ( ).... 2. McCabe-Thiele Method K-value. (1) : :, K-value. (2) : :, ฮฑ. ฮฑ (3)., (3). ฮฑ ฮฑ (4) (4).
Interstage5 SOAP์๋น์ค ์ค์ ๊ฐ์ด๋
Interstage 5 Application Server ( Solaris ) SOAP Service Internet Sample Test SOAP Server Application SOAP Client Application CORBA/SOAP Server Gateway CORBA/SOAP Gateway Client INTERSTAGE SOAP Service
Microsoft PowerPoint - ICCAD_Analog_lec01.ppt [ํธํ ๋ชจ๋]
Chapter 1. Hspice IC CAD ์คํ Analog part 1 Digital circuit design 2 Layout? MOSFET! Symbol Layout Physical structure 3 Digital circuit design Verilog ๋ฅผ์ด์ฉํ coding ๋ฐ function ํ์ธ Computer ๊ฐ์์์ํด์ฃผ๋ gate level
์ 5์ฅ PLD์ ์ดํด์ ์ค์ต
์ 5 ์ฅ PLD ์์ดํด์์ค์ต ์คํ์๋ชฉํ - ํ๋ก๊ทธ๋๋จธ๋ธ๋
ผ๋ฆฌ์์์ธ PAL ๊ณผ PLA, EPROM, CPLD ๋ฑ์๋ํ์ฌ์ดํดํ๋ค. - MAX PLUS II๋ฅผ์ด์ฉํ์ฌ CPLD ํ๋ก๊ทธ๋จํ๋๋ฐฉ๋ฒ์๋ฐฐ์ด๋ค. - CPLD ๊ตฝ๋๋ฒ์๋ํ์ฌ์ตํ๋ค. - VHDL ๊ฐ๋จํํํ๊ณผ๋ฌธ๋ฒ์๋ํ์ฌ์๊ฐ๋ฅผํ๋ค. ์คํ๋์์๋ฃ 1. PLD(Programmable Logic Device) PLD๋์ฌ์ฉ์๊ฐํ์๋กํ๋๋
ผ๋ฆฌ๊ธฐ๋ฅ์์ง์
PRO1_09E [์ฝ๊ธฐ ์ ์ฉ]
Siemens AG 1999 All rights reserved File: PRO1_09E1 Information and - ( ) 2 3 4 5 Monitor/Modify Variables" 6 7 8 9 10 11 CPU 12 Stop 13 (Forcing) 14 (1) 15 (2) 16 : 17 : Stop 18 : 19 : (Forcing) 20 :
PowerPoint ํ๋ ์ ํ ์ด์
Reasons for Poor Performance Programs 60% Design 20% System 2.5% Database 17.5% Source: ORACLE Performance Tuning 1 SMS TOOL DBA Monitoring TOOL Administration TOOL Performance Insight Backup SQL TUNING
MS-SQL SERVER ๋๋น ๊ธฐ๋ฅ
Business! ORACLE MS - SQL ORACLE MS - SQL Clustering A-Z A-F G-L M-R S-Z T-Z Microsoft EE : Works for benchmarks only CREATE VIEW Customers AS SELECT * FROM Server1.TableOwner.Customers_33 UNION ALL SELECT
Microsoft Word - logic2005.doc
์ 8 ์ฅ Counters ์คํ์๋ชฉํ - Catalog counter ์๋์์๋ฆฌ์๋ํ์ฌ์ตํ๋ค. - ์์์ counter๋ฅผํตํ์ฌ FSM ๊ตฌํ๋ฐฉ๋ฒ์์ตํ๋ค. - 7-segment display ์๋์์๋ฆฌ๋ฅผ์ดํดํ๋ค. ์คํ๋์์๋ฃ 1. 7-segment display 7-segment๋๋์งํธํ๋ก์์์ซ์๋ฅผํ์ํ๊ธฐ์ํ์ฌ๊ฐ์ฅ๋ง์ด์ฌ์ฉํ๋์์์ด๋ค. ์ด๋ฆ์์์์์๋ฏ์ด 7๊ฐ์ LED(
ๆญฏ15-ROMPLD.PDF
MSI & PLD MSI (Medium Scale Integrate Circuit) gate adder, subtractor, comparator, decoder, encoder, multiplexer, demultiplexer, ROM, PLA PLD (programmable logic device) fuse( ) array IC AND OR array sum
PowerChute Personal Edition v3.1.0 ์์ด์ ํธ ์ฌ์ฉ ์ค๋ช ์
PowerChute Personal Edition v3.1.0 990-3772D-019 4/2019 Schneider Electric IT Corporation Schneider Electric IT Corporation.. Schneider Electric IT Corporation,,,.,. Schneider Electric IT Corporation..
Microsoft PowerPoint - CH6.ppt [ํธํ ๋ชจ๋]
II. VHDL ์ค๊ณ๋ถ 4 ์ฅ. VHDL ๊ฐ์ 5 ์ฅ. VHDL ์ค๊ณ๊ตฌ์ฑ 7 ์ฅ. VHDL ๋ชจ๋ธ๋ง 8 ์ฅ. VHDL ๊ตฌ๋ฌธ๊ณผ์์ - 1 - ์ดํ์์ (Lexical Elements) ์๋ณ์, ๋ฆฌํฐ๋ด, ์์ฝ์ด, ๊ตฌ๋ถ์๋ก๊ตฌ๋ถ๋์ด์ง๋ฉฐ, ์๋ณ์์์์ฝ์ด์๊ฒฝ์ฐ๋์๋ฌธ์์๊ตฌ๋ณ์ด์๋ค. ๊ฐ์ฒด (Objects) ๋ฅ๊ฐ์๋ค. ๋ฐ์ดํฐ๋ฅผ์ ์ฅํ๊ธฐ์ํ๊ธฐ์ต์ฅ์๋ฅผ๋ํ๋ด๋ฉฐ, ์์ / ๋ณ์ ( ํ์ผ
์ฌ๋ผ์ด๋ 1
Pairwise Tool & Pairwise Test NuSRS 200511305 ๊น์ฑ๊ท 200511306 ๊น์ฑํ 200614164 ๊นํจ์ 200611124 ์ ์ฑ๋ฐฐ 200518036 ๊ณก์งํ 2 PICT Pairwise Tool - PICT Microsoft ์ Command-line ๊ธฐ๋ฐ์ Free Software www.pairwise.org ์์๋ค์ด๋ก๋ํ์ค์น
ORANGE FOR ORACLE V4.0 INSTALLATION GUIDE (Online Upgrade) ORANGE CONFIGURATION ADMIN O
Orange for ORACLE V4.0 Installation Guide ORANGE FOR ORACLE V4.0 INSTALLATION GUIDE...1 1....2 1.1...2 1.2...2 1.2.1...2 1.2.2 (Online Upgrade)...11 1.3 ORANGE CONFIGURATION ADMIN...12 1.3.1 Orange Configuration
4. #include <stdio.h> #include <stdlib.h> int main() { functiona(); } void functiona() { printf("hihi\n"); } warning: conflicting types for functiona
์ด๋ฆ : ํ๋ฒ : A. True or False: ๊ฐ๊ฐํญ๋ชฉ๋ง๋ค True ์ธ์ง False ์ธ์ง์ ์ผ์ธ์. 1. (Python:) randint ํจ์๋ฅผ์ฌ์ฉํ๋ ค๋ฉด, random ๋ชจ๋์ import ํด์ผํ๋ค. 2. (Python:) '' (single quote) ๋ํ๊ธ์๋ฅผํํํ ๋, (double quote) ๋๋ฌธ์์ด์ํํํ ๋์ฌ์ฉํ๋ค. B. ๋ค์์๋ฌ๋ฅผ์์ ํ๋๋ฐฉ๋ฒ์์ ์ผ์ธ์.
Microsoft Word - SRA-Series Manual.doc
์ฌ ์ฉ ์ค ๋ช
์ SRA Series Professional Power Amplifier MODEL No : SRA-500, SRA-900, SRA-1300 ์ฐจ ๋ก ์ฐจ ๋ก ---------------------------------------------------------------------- 2 ์์ ์ง์นจ / ์ฃผ์์ฌํญ -----------------------------------------------------------
untitled
Step Motor Device Driver Embedded System Lab. II Step Motor Step Motor Step Motor source Embedded System Lab. II 2 open loop, : : Pulse, 1 Pulse,, -, 1 +5%, step Step Motor (2),, Embedded System Lab. II
<4D F736F F F696E74202D C61645FB3EDB8AEC7D5BCBA20B9D720C5F8BBE7BFEBB9FD2E BC8A3C8AF20B8F0B5E55D>
VHDL ํ๋ก๊ทธ๋๋ฐ D. ๋
ผ๋ฆฌํฉ์ฑ๋ฐ Xilinx ISE ํด์ฌ์ฉ๋ฒ ํ์ต๋ชฉํ Xilinx ISE Tool ์์ด์ฉํ์ฌ Xilinx ์ฌ์์์ง์ํ๋ํด๋น FPGA Board ์๋ง๋๋
ผ๋ฆฌํฉ์ฑ๊ณผ์ ์์์ง ๋
ผ๋ฆฌํฉ์ฑ์ด๊ฐ๋ฅํ์ฝ๋์๊ทธ๋ ์ง์์์ฝ๋๋ฅผ๊ตฌ๋ถ Xilinx Block Memory Generator๋ฅผ์ด์ฉํ RAM/ ROM ์์ฑํ๋๊ณผ์ ์์์ง 2/31 Content Xilinx ISE
Oracle Apps Day_SEM
Senior Consultant Application Sales Consulting Oracle Korea - 1. S = (P + R) x E S= P= R= E= Source : Strategy Execution, By Daniel M. Beall 2001 1. Strategy Formulation Sound Flawed Missed Opportunity
1
1 1....6 1.1...6 2. Java Architecture...7 2.1 2SDK(Software Development Kit)...8 2.2 JRE(Java Runtime Environment)...9 2.3 (Java Virtual Machine, JVM)...10 2.4 JVM...11 2.5 (runtime)jvm...12 2.5.1 2.5.2
wire [n-1:0] a, b, c, d, e, f, g, h; wire [n-1:0] x; // internal wires wire [n-1:0] tmp0, tmp1, tmp2, tmp3, tmp4, tmp5; mux_2to1 mux001 (.x(tmp0),.a(a
[2010 ๋
๋์งํธ์์คํ
์ค๊ณ๋ฐ์คํ์ค๊ฐ๊ณ ์ฌ 1 ๋ต์์ง ] ์ถ์ : ์ฑ์์ต Verilog ๋ฌธ๋ฒ์ฑ์ ๊ธฐ์ค ( ๋ฐ๋ก๋ฌธ์ ์์ฑ์ ๊ธฐ์ค์๋ช
์๋์ด์์ง์์๋์ ์ฉ๋์ด์์ ) (a) output์ด always ๋ฌธ์์์ฌ์ฉ๋๊ฒฝ์ฐ, reg๋ก์ ์ธํ์ง์์๊ฒฝ์ฐ (-1 pts) (b) reg, wire๋ฅผํผ๋ํ์ฌ์ฌ์ฉํ๊ฒฝ์ฐ (-1 pts) (c) always @( ) ์์๋ชจ๋ input์ sensitivity
CD-RW_Advanced.PDF
HP CD-Writer Program User Guide - - Ver. 2.0 HP CD-RW Adaptec Easy CD Creator Copier, Direct CD. HP CD-RW,. Easy CD Creator 3.5C, Direct CD 3.0., HP. HP CD-RW TEAM ( 02-3270-0803 ) < > 1. CD...3 CD...5
USER GUIDE
Solution Package Volume II DATABASE MIGRATION 2010. 1. 9. U.Tu System 1 U.Tu System SeeMAGMA SYSTEM ์ฐจ ๋ก 1. INPUT & OUTPUT DATABASE LAYOUT...2 2. IPO ์ค VB DATA DEFINE ์๋์์ฑ...4 3. DATABASE UNLOAD...6 4.
SchoolNetํํ ๋ฆฌ์ผ.PDF
Interoperability :,, Reusability: : Manageability : Accessibility :, LMS Durability : (Specifications), AICC (Aviation Industry CBT Committee) : 1988, /, LMS IMS : 1997EduCom NLII,,,,, ARIADNE (Alliance
แแ ตแทแแ ตแแ กแท_ATDC2016_160620_[แแ ตแแ ฉแแ ณ].key
metatron Enterprise Big Data SKT Metatron/Big Data Big Data Big Data... metatron Ready to Enterprise Big Data Big Data Big Data Big Data?? Data Raw. CRM SCM MES TCO Data & Store & Processing Computational
BJFHOMINQJPS.hwp
์ 1 ๊ณผ๋ชฉ : ๋์งํธ ์ ์ํ๋ก 1. ๋ค์ ํ๋ก์ ์ถ๋ ฅ์ ๋ฅ Ic ์ ์์ ์ ๋ํ ์ค๋ช
์ค ์ณ์ง ์์ ๊ฒ Ie๋ฅผ ํฌ๊ฒ ํด์น์ง ์๋ ๋ฒ์ ๋ด์์ Re ๊ฐ ํฌ๋ฉด ํด์๋ก ์ข ์ถ๋ ฅํํ์ด ํฌ๊ฒ ์ผ๊ทธ๋ฌ์ง์ง ์๋ ๋ฒ์ ๋ด์์ ฮฒ ๊ฐ ํฌ๋ฉด ํด์๋ก ์ข ๊ฒ๋ฅด๋ง๋ ํธ๋์ง์คํฐ์์ Ico๊ฐ Ic ์ ์์ ์ ๊ฐ์ฅ ํฐ ์ํฅ์ ์ค Rc๋ Ic ์ ์์ ์ ํฐ ์ํฅ์ ์ค 6. ๋น๋๊ธฐ์ ๋ชจ๋ (mode)-13
untitled
- -, (insert) (delete) - - (insert) (delete) (top ) - - (insert) (rear) (delete) (front) A A B top A B C top push(a) push(b) push(c) A B top pop() top A B D push(d) top #define MAX_STACK_SIZE 100 int
Microsoft PowerPoint - polling.pptx
์งํ์ (binish@home.cnu.ac.kr) http://binish.or.kr Index ์ด์ํ๋ํค๋ณด๋ํดํน ์ต๊ทผํค๋ณด๋ํดํน์ด์์๋ฐฐ๊ฒฝ์ง์ Interrupt VS polling What is polling? Polling pseudo code Polling ์์ด์ฉํํค๋ก๊ฑฐ๋ถ์ ๋ฐฉ์ด๊ธฐ๋ฒ์ฐ๊ตฌ ์ด์ํ๋ํค๋ณด๋ํดํน ํค๋ณด๋ํดํน์์ฐ์ผ์ํ๊ฐ! ์ฃผ์, ํ๋ํฌ์์์๊ธฐ?! ์ต๊ทผํค๋ณด๋ํดํน์ด์์๋ฐฐ๊ฒฝ์ง์
Microsoft PowerPoint - VHDL10_full.ppt [ํธํ ๋ชจ๋]
VHL ํ๋ก๊ทธ๋๋ฐ 10. ๋
ผ๋ฆฌํฉ์ฑ๋ฐ์ค๊ณ๊ธฐ๋ฒ ํ๋์ผ ํ์ต๋ชฉํ VHL ์์ด์ฉํ์์คํ
๊ตฌํ๊ณผ์ ์์ดํดํ๋ค. ๋
ผ๋ฆฌํฉ์ฑ์ด๊ฐ๋ฅํ RTL ์ฝ๋์๊ฐ๋
์์ดํดํ๋ค. ASIC ์ ์๊ณผ์ ์์ดํดํ๋ค. FPGA ์ ์๊ณผ์ ์์ดํดํ๋ค. RTL ์๋ฎฌ๋ ์ด์
๊ณผ์ ์์ดํดํ๋ค. ๋
ผ๋ฆฌํฉ์ฑ์ด๋๋๊ตฌ๋ฌธ๊ณผ๋์ง์๋๊ตฌ๋ฌธ์ํ์
ํ๋ค. ์ข์ VHL ์ฝ๋ฉ์คํ์ผ์๋ฐ๋ฅธ๋ค. ์ค์์ ์ํ์๊ฐ๋
์์ดํดํ๋ค. ๋น๋๊ธฐ์ ํธ์ธํฐํ์ด์ค๋ฅผ๊ตฌํํ ์์๋ค.
Modern Javascript
ES6 - Arrow Function Class Template String Destructuring Default, Rest, Spread let, const for..of Promises Module System Map, Set * Generator * Symbol * * https://babeljs.io/ Babel is a JavaScript compiler.
Microsoft PowerPoint - PL_03-04.pptx
Copyright, 2011 H. Y. Kwak, Jeju National University. Kwak, Ho-Young http://cybertec.cheju.ac.kr Contents 1 ํ๋ก๊ทธ๋๋ฐ ์ธ์ด ์๊ฐ 2 ์ธ์ด์ ๋ณ์ฒ 3 ํ๋ก๊ทธ๋๋ฐ ์ธ์ด ์ค๊ณ 4 ํ๋ก๊ทธ๋๋ฐ ์ธ์ด์ ๊ตฌ๋ฌธ๊ณผ ๊ตฌํ ๊ธฐ๋ฒ 5 6 7 ์ปดํ์ผ๋ฌ ๊ฐ์ ๋ณ์, ๋ฐ์ธ๋ฉ, ์ ๋ฐ ์ ์ด๋ฌธ ์๋ฃํ 8
<BBEABEF7B5BFC7E22DA5B12E687770>
2 40) 1. 172 2. 174 2.1 174 2.2 175 2.3 D 178 3. 181 3.1 181 3.2 182 3.3 182 184 1.., D. DPC (main memory). D, CPU S, ROM,.,.. D *, (02) 570 4192, jerrypak@kisdi.re.kr 172 . D.. (Digital Signal Processor),
UML
Introduction to UML Team. 5 2014/03/14 ์์คํ 200611494 ๊น์ฑ์ 200810047 ํํ๊ฒฝ 200811466 - Index - 1. UML์ด๋? - 3 2. UML Diagram - 4 3. UML ํ๊ธฐ๋ฒ - 17 4. GRAPPLE์ ๋ฐ๋ฅธ UML ์์ฑ ๊ณผ์ - 21 5. UML Tool Star UML - 32 6. ์ฐธ์กฐ๋ฌธํ
๋ชฉ์ฐจ BUG ๋ฌธ๋ฒ์๋ง์ง์๋์ง์๋ฌธ์ํ์, ์๋ฌ๋ฉ์์ง์์ง์๋ฌธ์์ผ๋ถ๋ง๋ณด์ฌ์ฃผ๋๋ฌธ์ ๋ฅผ์์ ํฉ๋๋ค... 3 BUG ROUND, TRUNC ํจ์์์ DATE ํฌ๋งท IW ๋ฅผ์ถ๊ฐ์ง์ํฉ๋๋ค... 5 BUG ROLLUP/CUBE ์ ์ํฌํจํ๋์ง์๋ SUBQUE
ALTIBASE HDB 6.3.1.10.1 Patch Notes ๋ชฉ์ฐจ BUG-45710 ๋ฌธ๋ฒ์๋ง์ง์๋์ง์๋ฌธ์ํ์, ์๋ฌ๋ฉ์์ง์์ง์๋ฌธ์์ผ๋ถ๋ง๋ณด์ฌ์ฃผ๋๋ฌธ์ ๋ฅผ์์ ํฉ๋๋ค... 3 BUG-45730 ROUND, TRUNC ํจ์์์ DATE ํฌ๋งท IW ๋ฅผ์ถ๊ฐ์ง์ํฉ๋๋ค... 5 BUG-45760 ROLLUP/CUBE ์ ์ํฌํจํ๋์ง์๋ SUBQUERY REMOVAL ๋ณํ์์ํํ์ง์๋๋ก์์ ํฉ๋๋ค....
์์๊ธฐ๋๋ฌธ์๊ฐ๋จํ๋ถ๋ถ์ผ๋ก๋๋ ์๊ตฌํํ๊ณ , ์ด๋ฅผ๋ค์ํฉ์นจ์ผ๋ก์จ์ ์ฒด๋ฅผ๊ตฌํํ๊ฒ ๋๋ค. ์คํ์์๋์ด๋ฏธ๊ตฌํ๋ 4-Bit ALU์ธ 74LS181 Chip์์ฌ์ฉํ๋ค. ์ด Chip์ 4-bit์ Data input A, B์ Selection input 4 bit, Carry In 1
Experiment 6. Use of Arithmetic Logic Unit and Flip-Flops Abstract ๋ณธ์คํ์์๋ํ๋ CPU์๊ฐ์ฅ๊ทผ๊ฐ์ด๋๋ Unit์ธ์ฐ์ ๋ฐ๋
ผ๋ฆฌ์ฐ์ฐ๊ธฐ (Arithmetic Logic Unit, ALU) ์์์ฐจํ๋ก (Sequential Circuit) ์์ด๋ฃจ๋๋ํ์ ์ธ๊ธฐ์ต์์์ธํ๋ฆฝํ๋กญ (Flip-flop) ์๊ธฐ๋ฅ์์ตํ๋ฉฐ, ๊ฐ๋จํ์ฐ์ฐํ๋ก์์์ฐจํ๋ก๋ฅผ๊ตฌํํด๋ณธ๋ค.
untitled
1... 2 System... 3... 3.1... 3.2... 3.3... 4... 4.1... 5... 5.1... 5.2... 5.2.1... 5.3... 5.3.1 Modbus-TCP... 5.3.2 Modbus-RTU... 5.3.3 LS485... 5.4... 5.5... 5.5.1... 5.5.2... 5.6... 5.6.1... 5.6.2...
DIY แแ ขแบแแ ฉแบ - LangCon
without Chatbot Builder & Deep Learning bage79@gmail.com Chatbot Builder (=Dialogue Manager),. We need different chatbot builders for various chatbot services. Chatbot builders can t call some external
MCM, PCB (mentor) : da& librarian jakup & package jakup & layout jakup & fablink jakup & Summary 2 / 66
Mentor MCM, PCB 1999, 03, 13 KAIST EE Terahertz Media & System Laboratory MCM, PCB (mentor) : da& librarian jakup & package jakup & layout jakup & fablink jakup & Summary 2 / 66 1999 3 13 ~ 1999 3 14 :
THE JOURNAL OF KOREAN INSTITUTE OF ELECTROMAGNETIC ENGINEERING AND SCIENCE. vol. 29, no. 6, Jun Rate). STAP(Space-Time Adaptive Processing)., -
THE JOURNAL OF KOREAN INSTITUTE OF ELECTROMAGNETIC ENGINEERING AND SCIENCE. 2018 Jun.; 29(6), 457463. http://dx.doi.org/10.5515/kjkiees.2018.29.6.457 ISSN 1226-3133 (Print)ISSN 2288-226X (Online) Sigma-Delta
Microsoft PowerPoint - ICCAD_Digital_lec03.ppt [ํธํ ๋ชจ๋]
IC-CAD CAD ์คํ Lecture 3 ์ฅ์ฌ์ ์ฃผ๋ฌธํ๋ฐ๋์ฒด (ASIC * ) ์ค๊ณํ๋ฆ๋๊ฐ์ Lecture 2 REVIEW ASIC Spec. Front-end design Logic design Logic synthesis Behavioral-level design Structural-level design Schematic editor *Analog ํ๋ก์ค๊ณ์
ๆญฏ๊ธฐ๊ตฌํ
1 1.1,,.,. (solid mechanics)., (kinematics), (statics), (kinetics). ( d y n a m i c s ).,,. ( m e c h a n i s m ). ( l i n k a g e ) ( 1.1 ), (pin joint) (revolute joint) (prismatic joint) ( 1.2 ) (open
ํ๋ก๊ทธ๋จ์ ํ๊ต ๋ฑ์ง์์ ์กฐ๊ธ์ด๋ผ๋ ๋ฐฐ์ด ์ฌ๋๋ค์ ์ํ ํ๋ก๊ทธ๋๋ฐ ๋ ธํธ ์ ๋๋ค. ์ ์ญ์ ๊ทธ ์ฌ๋๋ค ์ค ํ๋ ์ ๋๋ค. ์ค๊ณ ๋ฑํ๊ต ์์ ํ๊ต ๋์๊ด, ์๋ก ์๊ธด ์๋ฆฝ ๋์๊ด ๋ฑ์ ๋ค๋๋ฉฐ ์ฑ ์ ๋ณด ๊ณ ์ ๋ฆฌํ๋ฉฐ ์ด๋์ ๋ ๋ ํ์ผ๋ฅด ๊ณต๋ถํ๊ธด ํ์ง๋ง, ์์ฃผ ์ํ๋ค ๋ณด๋ฉด ๊ธ๋ฐฉ ์์ด
๊ฐ๋๋ฆฌ ์ฐ๊ตฌ์ C ์ธ์ด ๋
ธํธ (tyback.egloos.com) ํ๋ก๊ทธ๋จ์ ํ๊ต ๋ฑ์ง์์ ์กฐ๊ธ์ด๋ผ๋ ๋ฐฐ์ด ์ฌ๋๋ค์ ์ํ ํ๋ก๊ทธ๋๋ฐ ๋
ธํธ ์
๋๋ค. ์ ์ญ์ ๊ทธ ์ฌ๋๋ค ์ค ํ๋ ์
๋๋ค. ์ค๊ณ ๋ฑํ๊ต ์์ ํ๊ต ๋์๊ด, ์๋ก ์๊ธด ์๋ฆฝ ๋์๊ด ๋ฑ์ ๋ค๋๋ฉฐ ์ฑ
์ ๋ณด ๊ณ ์ ๋ฆฌํ๋ฉฐ ์ด๋์ ๋ ๋
ํ์ผ๋ฅด ๊ณต๋ถํ๊ธด ํ์ง๋ง, ์์ฃผ ์ํ๋ค ๋ณด๋ฉด ๊ธ๋ฐฉ ์์ด๋จน๊ณ ํ๋๋ผ๊ตฌ์. ๊ทธ๋์,
Boundary Scan Design(JTAG) JTAG ์ํน์ง Boundary Scan์๊ธฐ๊ธฐ์ input๊ณผ Output ํ๋ค์๋ํด๊ฐ๋ฅํ๊ฒํด์ฃผ๋๊ธฐ๋ณธ DFT(Design for Test) ๊ตฌ์กฐ์ด๋ค. ๊ทธ๋ฆผ1์์๋ IEEE Std ์์์ํ๋๊ธฐ๋ณธ Boundary S
TECHNICAL FEATURE Beginner Corner Boundary Scan Design(JTAG) ๋ฐ๋์ฒด์ ์กฐ๊ณต์ ์ํตํ์ฌ๋ฐ๋์ฒด๊ฐ์์ฑ๋๋ฉด๋ถ๋์ ํ์๊ฐ๋ ค๋ด๋ํ
์คํธ๊ณผ์ ์ดํ์ํ๋ค. 0.35um ์ดํ์๊ณต์ ์ผ๋ก์์ญ ~ ์๋ฐฑ๋ง๊ฒ์ดํธ๊ฐ์ง์ ๋๋ฐ๋์ฒด VLSI ์ ํ์ํ
์คํธํ๋์์
์ด๊ทธ๋ฆฌ๊ฐ๋จํ์ผ์์๋๋ค. ๋ฐ๋ผ์๋ฐ๋์ฒด๋ถ์ผ์์ํญ์์ด์๊ฐ๋๋๊ฒ์ด๋ฐ๋ก TEST ํญ๋ชฉ์ธ๋ฐ, ์ด๊ธ์ํตํ์ฌ
PRO1_04E [์ฝ๊ธฐ ์ ์ฉ]
Siemens AG 1999 All rights reserved File: PRO1_04E1 Information and S7-300 2 S7-400 3 EPROM / 4 5 6 HW Config 7 8 9 CPU 10 CPU : 11 CPU : 12 CPU : 13 CPU : / 14 CPU : 15 CPU : / 16 HW 17 HW PG 18 SIMATIC
๋ชฉ์ฐจ BUG DEQUEUE ์ WAIT TIME ์ด 1 ์ด๋ฏธ๋ง์ธ๊ฒฝ์ฐ, ์ค์ ํ์๊ฐ๋งํผ๋๊ธฐํ์ง์๋๋ฌธ์ ๊ฐ์์ต๋๋ค... 3 BUG [qp-select-pvo] group by ํํ์์์๋์ปฌ๋ผ์์ฐธ์กฐํ๋์งํฉ์ฐ์ฐ์ด์กด์ฌํ์ง์์ผ๋ฉด๊ฒฐ๊ด๊ฐ์ค๋ฅ๊ฐ๋ฐ์ํ ์์์ต๋๋ค... 4
ALTIBASE HDB 6.5.1.5.10 Patch Notes ๋ชฉ์ฐจ BUG-46183 DEQUEUE ์ WAIT TIME ์ด 1 ์ด๋ฏธ๋ง์ธ๊ฒฝ์ฐ, ์ค์ ํ์๊ฐ๋งํผ๋๊ธฐํ์ง์๋๋ฌธ์ ๊ฐ์์ต๋๋ค... 3 BUG-46249 [qp-select-pvo] group by ํํ์์์๋์ปฌ๋ผ์์ฐธ์กฐํ๋์งํฉ์ฐ์ฐ์ด์กด์ฌํ์ง์์ผ๋ฉด๊ฒฐ๊ด๊ฐ์ค๋ฅ๊ฐ๋ฐ์ํ ์์์ต๋๋ค... 4 BUG-46266 [sm]
ๆญฏIntro_alt_han_s.PDF
ALTERA & MAX+PLUS II ALTERA & ALTERA Device ALTERA MAX7000, MAX9000 FLEX8000,FLEX10K APEX20K Family MAX+PLUS II MAX+PLUS II 2 Altera & Altera Devices 4 ALTERA Programmable Logic Device Inventor of the
PowerPoint ํ๋ ์ ํ ์ด์
@ Lesson 4 (Object) (Class) (Instance) (Method) (Constructor) Memory 1 UML 1 @ & 1 (Real World) (Software World) @ &.. () () @ & 2 (Real World) (Software World) OOA/ Modeling Abstraction Instantiation
๊ฐ์10
Computer Programming gdb and awk 12 th Lecture ๊นํ์ฒ ์ปดํจํฐ๊ณตํ๋ถ์์ธ๋ํ๊ต ์์ C Compiler and Linker ๋ณด์ถฉ Static vs Shared Libraries ( ๊ณ์ ) gdb awk Q&A Shared vs Static Libraries ( ๊ณ์ ) Advantage of Using Libraries Reduced
Microsoft Word - FS_ZigBee_Manual_V1.3.docx
FirmSYS Zigbee etworks Kit User Manual FS-ZK500 Rev. 2008/05 Page 1 of 26 Version 1.3 ๋ชฉ ์ฐจ 1. ์ ํ๊ตฌ์ฑ... 3 2. ๊ฐ์... 4 3. ๋คํธ์ํฌ ์ค๋ช
... 5 4. ํธ์คํธ/๋
ธ๋ ์ค๋ช
... 6 ๋คํธ์ํฌ ๊ตฌ์ฑ... 6 5. ๋ชจ๋ฐ์ผ ํ๊ทธ ์ค๋ช
... 8 6. ํ๋กํ ์ฝ ์ค๋ช
... 9 ํ๋กํ ์ฝ ๋ชฉ๋ก...
Slide 1
Clock Jitter Effect for Testing Data Converters Jin-Soo Ko Teradyne 2007. 6. 29. 1 Contents Noise Sources of Testing Converter Calculation of SNR with Clock Jitter Minimum Clock Jitter for Testing N bit
ๆญฏ์ฒ๋ฆฌ.PDF
E06 (Exception) 1 (Report) : { $I- } { I/O } Assign(InFile, InputName); Reset(InFile); { $I+ } { I/O } if IOResult 0 then { }; (Exception) 2 2 (Settling State) Post OnValidate BeforePost Post Settling
ๆญฏDCS.PDF
DCS 1 DCS - DCS Hardware Software System Software & Application 1) - DCS System All-Mighty, Module, ( 5 Mbps ) Data Hardware : System Console : MMI(Man-Machine Interface), DCS Controller :, (Transmitter
๋ชฉ์ฐจ ์ 1 ์ฅ inexio Touch Driver์๊ฐ... 3 1.1 ์๊ฐ ๋ฐ ์ฃผ์ ๊ธฐ๋ฅ... 3 1.2 ์ ํ์ฌ์... 4 ์ 2 ์ฅ ์ค์น ๋ฐ ์คํ... 5 2.1 ์ค์น ์ ์ฃผ์์ฌํญ... 5 2.2 ์ค์น ๊ถ๊ณ ์ฌ์... 5 2.3 ํ๋ก๊ทธ๋จ ์ค์น... 6 2.4 ํ๋์จ
์ต์ข
์์ ์ผ: 2010.01.15 inexio ์ ์ธ์ ํฐ์น์คํฌ๋ฆฐ ์ฌ์ฉ ์ค๋ช
์ [Notes] ๋ณธ ๋งค๋ด์ผ์ ์ ๋ณด๋ ์๊ณ ์์ด ๋ณ๊ฒฝ๋ ์ ์์ผ๋ฉฐ ์ฌ์ฉ๋ ์ด๋ฏธ์ง๊ฐ ์ค์ ์ ๋ค๋ฅผ ์ ์์ต๋๋ค. 1 ๋ชฉ์ฐจ ์ 1 ์ฅ inexio Touch Driver์๊ฐ... 3 1.1 ์๊ฐ ๋ฐ ์ฃผ์ ๊ธฐ๋ฅ... 3 1.2 ์ ํ์ฌ์... 4 ์ 2 ์ฅ ์ค์น ๋ฐ ์คํ... 5 2.1 ์ค์น ์
Something that can be seen, touched or otherwise sensed
Something that can be seen, touched or otherwise sensed Things about an object Weight Height Material Things an object does Pen writes Book stores words Water have Fresh water Rivers Oceans have
untitled
Push... 2 Push... 4 Push... 5 Push... 13 Push... 15 1 FORCS Co., LTD A Leader of Enterprise e-business Solution Push (Daemon ), Push Push Observer. Push., Observer. Session. Thread Thread. Observer ID.
<4D F736F F F696E74202D20B1E2BCFAC1A4BAB8C8B8C0C72DB0E8C3F8C1A6BEEE2DC0CCC0E7C8EF2E BC0D0B1E220C0FCBFEB5D>
Programmable Logic Device ์ค๊ณํน์ฑ 2006. 4. 6. ์ด์ฌํฅํ๋ฐญ๋ํ๊ต์ ๋ณดํต์ ์ปดํจํฐ๊ณตํ๋ถ ๋ฐํ์์ 1. PLD์๊ฐ์๋ฐ๊ตฌ์กฐ 2. CPLD/FPGA์๊ตฌ์กฐ 3. CPLD/FPGA ์ค๊ณ๋ฐ๊ฒ์ฆ๋ฐฉ๋ฒ 4. Embedded SW์ FPGA Design ์ง์ & ์๋ต 2 ASIC vs PLD Standard ICs General-purpose processors,
Remote UI Guide
Remote UI KOR Remote UI Remote UI PDF Adobe Reader/Adobe Acrobat Reader. Adobe Reader/Adobe Acrobat Reader Adobe Systems Incorporated.. Canon. Remote UI GIF Adobe Systems Incorporated Photoshop. ..........................................................
1 Nov-03 CST MICROWAVE STUDIO Microstrip Parameter sweeping Tutorial Computer Simulation Technology
1 CST MICROWAVE STUDIO Microstrip Parameter sweeping Tutorial Computer Simulation Technology wwwcstcom wwwcst-koreacokr 2 1 Create a new project 2 Model the structure 3 Define the Port 4 Define the Frequency
MAX+plusโ ก๋ฅผ ์ด์ฉํ ์ค๊ณ
Digital System Design with Verilog HDL - Combinational Logic Lab. Gate Circuit AND, OR, NOT ๊ฒ์ดํธ๋ค๋ก์ด๋ฃจ์ด์ง๋ฉํฐํ๋ ์๊ธฐ๋ฅ์๋
ผ๋ฆฌํ๋ก๊ตฌํ๋ฉํฐํ๋ ์ : ์ฌ๋ฌ๊ฐ์์
๋ ฅ์คํ๋๋ฅผ์ ํํ์ฌ์ถ๋ ฅํ๋๊ธฐ๋ฅ๋ชจ๋์
๋ ฅ s=: ๋จ์ a ์๊ฐ์ด๋จ์ z ๋ก์ถ๋ ฅ์
๋ ฅ s=: ๋จ์ b ์๊ฐ์ด๋จ์ z ๋ก์ถ๋ ฅ File name
3 Gas Champion : MBB : IBM BCS PO : 2 BBc : : /45
3 Gas Champion : MBB : IBM BCS PO : 2 BBc : : 20049 0/45 Define ~ Analyze Define VOB KBI R 250 O 2 2.2% CBR Gas Dome 1290 CTQ KCI VOC Measure Process Data USL Target LSL Mean Sample N StDev (Within) StDev
๋ชฉ์ฐจ 1. ์ ํ ์๊ฐ... 4 1.1 ํน์ง... 4 1.2 ๊ฐ์... 4 1.3 Function table... 5 2. ๊ธฐ๋ฅ ์๊ฐ... 6 2.1 Copy... 6 2.2 Compare... 6 2.3 Copy & Compare... 6 2.4 Erase... 6 2
์ ์ํ
ํฌ๋์ค( ์ฃผ) ์ฌ์ฉ์ ์ค๋ช
์ HDD014/034 IDE & SATA Hard Drive Duplicator ์ ์ ํ
ํฌ ๋ ์ค ( ์ฃผ) (032)670-7880 www.yooyoung-tech.com ๋ชฉ์ฐจ 1. ์ ํ ์๊ฐ... 4 1.1 ํน์ง... 4 1.2 ๊ฐ์... 4 1.3 Function table... 5 2. ๊ธฐ๋ฅ ์๊ฐ... 6 2.1 Copy...
90
89 3 ์ฐจ์๊ณต๊ฐ์ง์๋ฅผ์ํํจ์จ์ ์ธ์์ํ์ ๋ฐ์ดํฐ๋ชจ๋ธ์๊ฒ์ฆ Validation of Efficient Topological Data Model for 3D Spatial Queries Seokho Lee Jiyeong Lee ์์ฝ ํค์๋ Abstract Keywords 90 91 92 93 94 95 96 -- 3D Brep adjacency_ordering DECLARE
,,,,,, (41) ( e f f e c t ), ( c u r r e n t ) ( p o t e n t i a l difference),, ( r e s i s t a n c e ) 2,,,,,,,, (41), (42) (42) ( 41) (Ohm s law),
1, 2, 3, 4, 5, 6 7 8 PSpice EWB,, ,,,,,, (41) ( e f f e c t ), ( c u r r e n t ) ( p o t e n t i a l difference),, ( r e s i s t a n c e ) 2,,,,,,,, (41), (42) (42) ( 41) (Ohm s law), ( ),,,, (43) 94 (44)
Microsoft PowerPoint - etri-asic_design_intro
ASIC ์ค๊ณ์
๋ฌธ ํ๊ตญ์ ์ํต์ ์ฐ๊ตฌ์ ์ฌ์์ผ r ์ฐจ ๋ก r ASIC ๊ฐ์ IC ๋ถ๋ฅ, What is ASIC?, Why ASIC? What is Semiconductor?, ์ง์ ๊ธฐ์ ์๋ฐ์ ์ค๊ณํํ ASIC ํ๋ฅผ์ํ๊ฒํ ์ฌํญ ์ค๊ณ์ฌ์์ํ์ ๋์๋๊ฐ? ์ค๊ณํ๊ฒฝ์๊ฐ์ถ์๋๊ฐ? ASIC ์์ ์ํ๊ธฐ์ํ์ ๋ฐ์กฐ๊ฑด์์ถฉ์กฑ๋์๋๊ฐ? ASIC ๊ตฌํ๊ธฐ์ ์๊ฐ ์ค์ต 2 r ์ฐธ๊ณ ๋ฌธํ๋ชฉ๋ก r ์ต๋ช
๋ ฌ,
No Slide Title
Copyright, 2001 Multimedia Lab., CH 3. COM object (In-process server) Eun-sung Lee twoss@mmlab.net Multimedia Lab. Dept. of Electrical and Computer Eng. University of Seoul Seoul, Korea 0. Contents 1.
untitled
(shared) (integrated) (stored) (operational) (data) : (DBMS) :, (database) :DBMS File & Database - : - : ( : ) - : - : - :, - DB - - -DBMScatalog meta-data -DBMS -DBMS - -DBMS concurrency control E-R,
10.
10. 10.1 10.2 Library Routine: void perror (char* str) perror( ) str Error 0 10.3 10.3 int fd; /* */ fd = open (filename, ) /*, */ if (fd = = -1) { /* */ } fcnt1 (fd, ); /* */ read (fd, ); /* */ write